

User's Manual

SMARC Computer on Module

NXP *i.MX8QM* 2 x Cortex-A72, 4 x Cortex-A53
and 2 x Cortex-M4F
1 x 24bits dual-channel LVDS LCD
HDMI 2.0a/DP, eDP
4 x COM Ports
1 x SDHC
1 x USB OTG 2.0, 1 x USB 3.0, 4 x USB Host 2.0
2 x 10/100/1000M Gigabit Ethernet
2 x CAN-FD, 2 x SPIs, 4 x I₂Cs, 1 x SATA
PCIe 3.0, 2 x MIPI_CSI

SMARC-iMX8
QuadMax and QuadPlus Cores
(SMARC 2.0 Specification Compliant)

embedian



Revision History

<i>Revision</i>	<i>Date</i>	<i>Changes from Previous Revision</i>
1.0	2021/06/10	<i>Initial Release</i>

USER INFORMATION

About This Manual

This document provides information about products from EMBEDIAN, INC. No warranty of suitability, purpose, or fitness is implied. While every attempt has been made to ensure that the information in this document is accurate, the information contained within is supplied “as-is” and is subject to change without notice.

For the circuits, descriptions and tables indicated, EMBEDIAN assumes no responsibility as far as patents or other rights of third parties are concerned.

Copyright Notice

Copyright © 2021 EMBEDIAN, INC..

All rights reserved. No part of this manual may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), without the express written permission of EMBEDIAN.

Trademarks

The following lists the trademarks of components used in this board.

- ARM is a registered trademark of ARM Limited.
- Android is a registered trademark of Google
- Linux is a registered trademark of Linus Torvalds.
- WinCE is a registered trademark of Microsoft
- Qualcomm is a registered trademark of Qualcomm
- All other products and trademarks mentioned in this manual are trademarks of their respective owners.

Standards

EMBEDIAN is ISO 9001:2008 and ISO14001-certified manufacturer.

SMARC is an SGET standard for ARM computer on module.

Warranty

This EMBEDIAN product is warranted against defects in material and workmanship for the warranty period from the date of shipment. During the warranty period, *EMBEDIAN* will at its discretion, decide to repair or replace defective products.

Embedian, Inc.

Within the warranty period, the repair of products is free of charge as long as warranty conditions are observed.

The warranty does not apply to defects resulting from improper or inadequate maintenance or handling by the buyer, unauthorized modification or misuse, operation outside of the product's environmental specifications or improper installation or maintenance.

EMBEDIAN will not be responsible for any defects or damages to other products not supplied by *EMBEDIAN* that are caused by a faulty *EMBEDIAN* product.

Technical Support

Technicians and engineers from *EMBEDIAN* and/or its subsidiaries and official distributors are available for technical support. We are committed to making our product easy to use and will help you use our products in your systems.

Before contacting *EMBEDIAN* technical support, please consult our Web site for the latest product documentation, utilities, and drivers. If the information does not help solve the problem, contact us by e-mail or telephone.

Table of Contents

<i>CHAPTER 1 INTRODUCTION</i>	10
<i>1.1 FEATURES AND FUNCTIONALITY</i>	11
<i>1.2 MODULE VARIANT</i>	12
<i>1.3 BLOCK DIAGRAM</i>	14
<i>1.4 SOFTWARE SUPPORT / HARDWARE ABSTRACTION</i>	15
<i>1.5 DOCUMENT AND STANDARD REFERENCES</i>	16
<i>CHAPTER 2 SPECIFICATIONS</i>	21
<i>2.1 SMARC-IMX8 GENERAL FUNCTIONS</i>	21
<i>2.2 SMARC-IMX8 DEBUG</i>	113
<i>2.3 MECHANICAL SPECIFICATIONS</i>	113
<i>2.4 ELECTRICAL SPECIFICATIONS</i>	129
<i>2.5 ENVIRONMENTAL SPECIFICATIONS</i>	132
<i>CHAPTER 3 CONNECTOR PINOUT</i>	134
<i>3.1 SMARC-IMX8 CONNECTOR PIN MAPPING</i>	134
<i>CHAPTER 4 POWER CONTROL SIGNALS BETWEEN SMARC-IMX8 MODULE AND CARRIER</i>	169
<i>4.1 SMARC-IMX8 MODULE POWER</i>	169
<i>4.2 POWER SIGNALS</i>	174
<i>4.3 POWER FLOW AND CONTROL SIGNALS BLOCK DIAGRAM</i>	179
<i>4.4 POWER STATES</i>	181
<i>4.5 POWER SEQUENCES</i>	183
<i>4.6 TERMINATIONS</i>	187
<i>4.7 BOOT DEVICE SELECTION</i>	192

Embedian, Inc.

Using this Manual

This guide provides information about the Embedian *SMARC-iMX8* for NXP *i.MX8QM* embedded *SMARC* core module family.

Conventions used in this guide

This table describes the typographic conventions used in this guide:

<i>This Convention</i>	<i>Is used for</i>
<i>Italic type</i>	Emphasis, new terms, variables, and document titles.
monospaced type	Filenames, pathnames, and code examples.

Embedian Information

Document Updates

Please always check the product specific section on the Embedian support website at www.embedian.com/ for the most current revision of this document.

Contact Information

For more information about your Embedian products, or for customer service and technical support, contact Embedian directly.

<i>To contact Embedian by</i>	<i>Use</i>
Mail	Embedian, Inc. 9F-4. 432 Keelung Rd. Sec. 1, Taipei 11051, Taiwan
World Wide Web	http://www.embedian.com/
Telephone	+ 886 2 2722 3291

Embedian, Inc.

Additional Resources

Please also refer to the most recent *NXP i.MX8QM* processor reference manual and related documentation for additional information.

Chapter

1

Introduction

This Chapter gives background information on the *SMARC-iMX8*
Section include :

- Features and Functionality
- Module Variant
- Differences between Module Variants
- Block diagram
- Software Support / Hardware Abstraction
- Module Variant
- Document and Standard References

Chapter 1 Introduction

The SMARC-iMX8 introduces advanced processing power, high-end graphics, UltraHD video capabilities and a variety of high-speed interfaces and connectivity options.

Based on *NXP i.MX8 QuadMax* and *QuadPlus* cores, the *SMARC-iMX8* carries Dual 1.6GHz ARM Cortex-A72, Quad 1.2GHz Cortex-A53 and Dual 266MHz real-time Cortex-M4F co-processor. An impressive multimedia performance spec encompasses UltraHD 4K video and display support, high-quality audio, a high performance 2D/3D graphics acceleration and camera inputs.

It is also a 100% SMARC 2.0 specification compliant module from Embedian.

The module connector has 314 edge fingers that mate with a low profile 314 pin 0.5mm pitch right angle connector (this connector is sometimes identified as an 321 pin connector, but 7 pins are lost to the key).

The SMARC-iMX8 includes a variety of interfaces and connectivity options: dual GbE, USB3, dual PCIe 3, CAN-FD, SPI, SATA3 and UARTs.

The module is the ideal choice for a broad range of target markets including

- eCockpit
- Motorcycle Engine Control Unit
- Medical Imaging
- Smart Home Robotic Appliance
- Avionics
- Electricity Generation
- Energy Gateway
- Automatic Vehicle Identification
- Motion Control and Robotics
- 3-Phase AC Induction Motor
- And more

Complete and cost-efficient Embedian evaluation kits for Yocto build, Debian 10, Ubuntu 18.04 and Android 10 allow immediate and professional embedded product development with dramatically reduced design risk and time-to-market.

1.1 Features and Functionality


The *SMARC-iMX8* module is based on the *i.MX8QM* processor with quadmax and quadplus cores from NXP. This processor offers a high number of interfaces. The module has the following features:

- *SMARC* 2.0 compliant in an 82mm x 50mm form factor.
- Processor:
 - ◆ QuadMax: *NXP i.MX8 2 x 1.6GHz ARM CortexTM-A72 (QuadMax) plus 4 x 1.2GHz ARM CortexTM-A53 and 2 x 266Mhz ARM CortexTM-M4F*
 - ◆ QuadPlus: *NXP i.MX8 1 x 1.6GHz ARM CortexTM-A72 (QuadMax) plus 4 x 1.2GHz ARM CortexTM-A53 and 2 x 266Mhz ARM CortexTM-M4F*
- Memory: Onboard 32GB eMMC Flash
- Onboard 4GB or 8GB LPDDR4
- TPM 2.0
- Networking: 2 x 10/100/1000 Mbps Ethernet
 - Display:
 - ◆ One 24-bit Single/Dual channel LVDS up to 1920X1080 at 60Hz
(The 2nd channel LVDS is shared with the second channel of eDP interface)
 - ◆ HDMI 2.0a/DP 1.3
 - ◆ eDP 1.4 (from MIPI-DSI, the 2nd channel of eDP is shared with the 2nd channel LVDS)
- Expansion: 1 x SDHC/SDIO, 5x USB 2.0 (one OTG), 1 x USB 3.0, 2 x PCIe x 1 Gen 3.0 (only one instance for QuadPlus core)
- USB: 4 x USB 2.0 Host, 1 x USB 2.0 OTG, 1 x USB 3.0
- A single 4KB EEPROM is provided on I2C1 that holds the board information. This information includes board name, serial number, and revision information.
- Additional Interface:
 - ◆ 4 x UARTs
 - ◆ 2 x SPI (one eSPI)
 - ◆ 5 x I2C
 - ◆ 2 x I2S
 - ◆ 2 x CAN-FD
 - ◆ 2 x PWM

- ◆ 1 x 4-Lane MIPI CSI and 1 x 2-Lane MIPI CSI (Camera Interface)
- ◆ 1 x SATA3
- ◆ 12 x GPIOs
- ◆ WDT
- SW Support: Linux, Yocto Build, Ubuntu 18.04, Debian 10, Android 10
- Power Consumption (Typcal)
 - ◆ TBD
- Thermal:
 - ◆ Commercial Temperature: 0°C ~ 80°C
 - ◆ Industrial Temperature: -40° ~85°C
- Power Supply
- 3V to 5.25V
- 1.8V module IO support (SMARC 2.0 compliant)

1.2 Module Variant

The *SMARC-iMX8* module is available with various options based on processors in this family from NXP, LPDDR4 memory configuration, and operating temperature ranges.




1. “6” (CPU with DSP)
“5” (No DSP in CPU) “2G” (2GB LPDDR4 memory)
2. “QM” (CPU is *QuadMax* Core, 2 x *Cortex-A72* + 4 x *Cortex-A53*)
“QP” (CPU is *QuadPlus* Core, 1 x *Cortex-A72* + 4 x *Cortex-A53*)
3. “4G” (4GB LPDDR4 memory)
“8G” (8GB LPDDR4 memory)
4. “I” Industrial temperature (-40°C~85°C for 4GB LPDDR4 and -30°C~85°C for 8GB LPDDR4)
Only industrial temperature grade processors available for i.MX8 series.
5. “C” (Conformal coating) – Leave it blank if no needs of conformal coating.

For example, *SMARC-iMX8-5-QM-8G* stands for *QuadMax core i.MX8 processor without DSP core and 8GB LPDDR4 memory in normal operating temperature*.

1.3 Block Diagram

The following diagram illustrates the system organization of the *SMARC-iMX8*. Arrows indicate direction of control and not necessarily signal flow.

Figure 1 SMARC-iMX8 Block Diagram



Details for this diagram will be explained in the following chapters.

1.4 Software Support / Hardware Abstraction

The Embedian *SMARC-iMX8* Module is supported by Embedian BSPs (Board Support Package). The first *SMARC-iMX8* BSP targets Linux (Ubuntu 18.04 LTS, Debian 10, Yocto Build) and Android 10 support. BSPs for other operating systems are planned. Check with your Embedian contact for the latest BSPs. This manual goes into a lot of detail on I/O particulars – information is provided on exactly how the various *SMARC* edge fingers tie into the NXP *i.MX8QM* SoC and to other Module hardware. This is provided for reference and context. Almost all of the I/O particulars are covered and abstracted in the BSP and it should generally not be necessary for users to deal with I/O at the register level.

1.5 Document and Standard References

1.5.1. External Industry Standard Documents

- **eMMC (Embedded Multi-Media Card)** the eMMC electrical standard is defined by JEDEC JESD84-B45 and the mechanical standard by JESD84-C44 (www.jedec.org).
- **The I2C Specification**, Version 2.1, January 2000, Philips Semiconductor (now NXP) (www.nxp.com).
- **I2S Bus Specification**, Feb. 1986 and Revised June 5, 1996, Philips Semiconductor (now NXP) (www.nxp.com).
- **JTAG (Joint Test Action Group** defined by IEEE 1149.1-2001 - IEEE Standard Test Access Port and Boundary Scan Architecture (www.ieee.org).
- **MXM3 Graphics Module Mobile PCI Express Module Electromechanical Specification**, Version 3.0, Revision 1.1, © 2009 NVIDIA Corporation (www.mxm-sig.org).
- **PICMG® EEEP Embedded EEPROM Specification**, Rev. 1.0, August 2010 (www.picmg.org).
- **SD Specifications Part 1 Physical Layer Simplified Specification**, Version 3.01, May 18, 2010, © 2010 SD Group and SD Card Association (Secure Digital) (www.sdcard.org).
- **SPI Bus** – “Serial Peripheral Interface” - de-facto serial interface standard defined by Motorola. A good description may be found on Wikipedia (http://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus).
- **USB Specifications** (www.usb.org).
- **PCI Express Specifications** (www.pci-sig.org)
- **SPDIF (aka S/PDIF) (“Sony Philips Digital Interface)- IEC 60958-3**
- **eSPI (“Enhanced Serial Peripheral Interface”) The eSPI Interface Base Specification is defined by Intel**
<https://downloadcenter.intel.com/de/download/22112>
- **GBE MDI (“Gigabit Ethernet Medium Dependent Interface”) defined by IEEE 802.3. The 1000Base-T operation over copper twisted pair cabling defined by IEEE 802.3ab (www.ieee.org).**
- **RS-232 (EIA “Recommended Standard 232”) this standard for asynchronous serial port data exchange dates from 1962. The original standard is hard to find. Many good descriptions of the standard can be**

found on-line, e.g. at Wikipedia, and in text books.

- **CSI-2 (Camera Serial Interface version 2)** The CSI-2 standard is owned and maintained by the MIPI Alliance (“Mobile Industry Processor Interface Alliance”) (www.mipi.org).
- **CSI-3 (Camera Serial Interface version 3)** The CSI-3 standard is owned and maintained by the MIPI Alliance (“Mobile Industry Processor Interface Alliance”) (www.mipi.org)
- **CAN FD (“Controller Area Network Flexible Data-Rate”)** Bus Standard – ISO 11898-1
- **DisplayPort and Embedded DisplayPort** These standards are owned and maintained by VESA (“Video Electronics Standards Association”) (www.vesa.org)

1.5.2. SGET Documents

- **SMARC_Hardware_Specification_V200**, version 2.0, June 2nd, 2016.
- **SMARC_Hardware_Specification_V1p1**, version 1.1, May 29, 2014.

1.5.3. Embedian Documents

The following documents are listed for reference. The Module schematic is not usually available outside of Embedian, without special permission. The other schematics will be available. Contact your Embedian representative for more information. The SMARC Evaluation Carrier Board Schematic is particularly useful as an example of the implementation of various interfaces on a Carrier board.

- **SMARC Evaluation Carrier Board Schematic**, PDF and OrCAD format
- **SMARC Evaluation Carrier Board User’s Manual**
- **SMARC-iMX8 User’s Manual**
- **PinMux file for SMARC-iMX8**
- **SMARC-iMX8 Schematic Checklist**

1.5.4. NXP Documents

- *IMX8QMRM, i.MX 8QuadMax Applications Processor Reference Manual, 06/2018 (rev. E)*
-
- *IMX8QPAEC, i.MX 8QuadPlus Automotive and Infotainment Applications Processors, 12/2020 (rev. 1)*
-
- *IMX8QMAEC, i.MX 8QuadMax Automotive and Infotainment Applications Processors, 12/2020 (rev. 1)*

1.5.5. NXP Development Tools

- *IOMUX_TOOL v9 for ARM® i.MX8QM Microprocessors*

1.5.6. NXP Software Documents

- *Linux 5.4.70_2.3.0_ga, 5.10.9_1.0.0_ga*
- *Android Q10.0.0_2.6.0, 11.0.0_1.2.0 Documentation*

1.5.7. Embedian Software Documents

- *Embedian Linux BSP for SMARC-iMX8 Module*
- *Embedian Android BSP for SMARC-iMX8 Module*
- *Embedian Linux BSP User's Guide*
- *Embedian Android BSP User's Guide*

1.5.8. NXP Design Network

- *SABRE*
- *Wandboard*
- *Nucleus*
- *QNX*

Chapter

2

Specifications

This Chapter provides *SMARC-iMX8* specifications.

Section include :

- *SMARC-iMX8* General Functions
- *SMARC-iMX8* Debug
- Mechanical Specifications
- Electrical Specification
- Environment Specification

Chapter 2 Specifications

2.1 SMARC-iMX8 General Functions

2.1.1. SMARC-iMX8 Feature Set

This section lists the complete feature set supported by the SMARC-iMX8 module.

SMARC Feature Specification	SMARC 2.0 Specification Maximum Number Possible	SMARC-iMX8 Feature Support	SMARC-iMX8 Feature Support Instances
LVDS LCD Display Support	1	Yes	1(dual channel) ^{Note1}
DP/eDP	1	Yes	1
HDMI Display Support	1	Yes	1
Serial Camera Support	2	Yes	2 (1 x 4-lane and 1 x 2-lane)
USB Interface	6	Yes	5 (1 x USB 2.0 OTG, 4 x USB 2.0, 1 x USB 3.0)
PCIe Interface	4	Yes	2 (1-lane Gen 3.0) ^{Note2}
SATA Interface	1	Yes	1
GbE Interface	1	Yes	1
2nd GBE Interface	1	Yes	1
SDIO Interface (4bit)	1	Yes	1
SPI Interface	2	Yes	2
I2S Interface	2	Yes	2
I2C Interface	6	Yes	5
Serial	4	Yes	4

<i>SMARC Feature Specification</i>	<i>SMARC 2.0 Specification</i>	<i>SMARC-iMX8 Feature Support</i>	<i>SMARC-iMX8 Feature Support Instances</i>
CAN	2	Yes	2 (CAN-FD)
VDDIO	1.8V	1.8V	1.8V

Note:

1. There are one dual channel 4-lane LVDS interface up to $1,920 \times 1,080$ @60 fps at 24 bpp. The 2nd lvds channel is shared with the 2nd channel eDP interface by SMARC definition.
2. There are two PCIe 3 controllers in *QuadMax* core and **only one instance for *QuadPlus* core**.

2.1.2. Form Factor

The *SMARC-iMX8* module complies with the *SMARC* General Specification module size requirements in an 82mm x 50mm form factor.

2.1.3. CPU

The SMARC-iMX8 implements NXP's *i.MX8QM* and *i.MX8QP* ARM processor.

NXP CPU	<i>i.MX8 QuadMax</i>	<i>i.MX8 QuadPlus</i>
ARM Cortex-A72 cores	2x 1.6GHz Cortex-A72	1x 1.6GHz Cortex-A72
ARM Cortex-A53 cores	4x 1.2GHz Cortex-A53	4x 1.2Ghz Cortex-A53
ARM Cortex-M4F cores	1x 266Mhz Cortex-M4F	1x 266Mhz Cortex-M4F
Memory Speed	LPDDR4-3200	LPDDR4-3200
L2 Cache	1MB L2	1MB L2
GPU	<i>Supports OpenGL 3.0, 2.1,; OpenGL ES 3.2, 3.1 (with AEP), 3.0, 2.0, and 1.1; OpenCL 1.2 Full Profile and 1.1; OpenVG 1.1; and Vulkan</i>	<i>Supports OpenGL 3.0, 2.1,; OpenGL ES 3.2, 3.1 (with AEP), 3.0, 2.0, and 1.1; OpenCL 1.2 Full Profile and 1.1; OpenVG 1.1; and Vulkan</i>
VPU	<i>H.265 decode (4Kp60), Video Processing Unit (VPU) H.264 decode (4Kp30), WMV9/VC-1 imple decode, MPEG 1 and 2 decode, AVS decode, MPEG4.2 ASP, H.263, Sorenson Spark decode, Divx 3.11 including GMC decode, ON2/Google VP6/VP8 decode, RealVideo 8/9/10 decode, JPEG and MJPEG decode, 2x H.264 encode (1080p30)</i>	<i>H.265 decode (4Kp60), Video Processing Unit (VPU) H.264 decode (4Kp30), WMV9/VC-1 imple decode, MPEG 1 and 2 decode, AVS decode, MPEG4.2 ASP, H.263, Sorenson Spark decode, Divx 3.11 including GMC decode, ON2/Google VP6/VP8 decode, RealVideo 8/9/10 decode, JPEG and MJPEG decode, 2x H.264 encode (1080p30)</i>
PCIe	<i>2 x 1-Lane PCIe 3.0</i>	<i>1 x 1-Lane PCIe 3.0</i>

2.1.4. Onboard Storage

The SMARC-*iMX8* module supports a 32GB eMMC flash memory device, and a 32Kb I2C serial *EEPROM* on the Module *I2C_GP* (I2C3) bus. The device used is an On Semiconductor 24C32 equivalent. The Module serial EEPROM is intended to retain Module parameter information, including a module part number, revision number and serial number. The Module serial EEPROM data structure conforms to the PICMG® EEEP Embedded *EEPROM* Specification.). The onboard 32GB eMMC flash is used as boot media and operating systems. The module will always boot up from the onboard eMMC flash first. The firmware in eMMC flash will read the *BOOT_SEL* configuration from the boot selection and boot up the devices from that selected.

2.1.5. Clocks

A 24 MHz oscillator is used as the primary clock source for the PLLs to generate the clock for CPU, BUS, and high-speed interfaces. For fractional PLLs, the 24 MHz clock from the oscillator can be directly used as the PLL reference clock.

A 32.768 KHz clock is required for the *i.MX8QM* CPU RTC (Real Time Clock) and external (S-35390A) RTC.

A 24Mhz crystal is used on on-module *USB2514* USB hub.

A 27 MHz *HCSL* oscillator is used as the reference clock for *PCIe clock generator*.

A 27 Mhz oscillator is used as the primary clock source of MIPI-DSI to eDP bridge chip.

The Qualcomm AR8035 PHY, *PCIe HCSL* clock generator is provided with a 25 MHz clock using a crystal in normal oscillation mode.

2.1.6 LVDS Interface

The *SMARC-iMX8* implements one 24 bit single/dual channel *LVDS* output streams. The 2nd channel of *LVDS* interface is shared with the 2nd channel *eDP* interface by *SMARC* definition.

The *LVDS* Display Bridge (*LDB*) from the NXP® *i.MX8* processor found on the *SMARC-iMX8* offers two *LVDS* channels, with up to 1920x1080 @60Hz. Each channel consists of one clock pair and four data pairs.

The *LVDS* ports support the following configurations:

- One single channel output
- One dual channel output

Note:

The *LVDS* interface can be used either as a single channel or as a dual channel. The 2nd *LVDS* channel is shared with the 2nd *eDP* channel.

The following figure shows the *LVDS LCD* block diagram.




Figure 2 SMARC-iMX8 LVDS LCD Diagram

2.1.6.1 LVDS Signals Data Flow

The LVDS signals data flow from i.MX8QM processor to the golden finger connector is shown in the following table:

NXP i.MX8 CPU			SMARC-iMX8 Edge Golden Finger		Note
Ball	Mode	Pin Name	Pin#	Net Name	
<i>LVDS Channel 0</i>					
BN37	N/A	LVDS1_CH0_TX0_P	S125	LVDS0_D0+	LVDS0 LCD data channel differential pairs 1
BL37	N/A	LVDS1_CH0_TX0_N	S126	LVDS0_D0-	
BM38	N/A	LVDS1_CH0_TX1_P	S128	LVDS0_D1+	LVDS0 LCD data channel differential pairs 2
BK38	N/A	LVDS1_CH0_TX1_N	S129	LVDS0_D1-	
BN39	N/A	LVDS1_CH0_TX2_P	S131	LVDS0_D2+	LVDS0 LCD data channel differential pairs 3
BL39	N/A	LVDS1_CH0_TX2_N	S132	LVDS0_D2-	
BM40	N/A	LVDS1_CH0_TX3_P	S137	LVDS0_D3+	LVDS0 LCD data channel differential pairs 4
BK40	N/A	LVDS1_CH0_TX3_N	S138	LVDS0_D3-	
BM36	N/A	LVDS1_CH0_CLK_P	S134	LVDS0_CK+	LVDS0 LCD differential clock pairs
BK36	N/A	LVDS1_CH0_CLK_N	S135	LVDS0_CK-	

NXP i.MX8 CPU			SMARC-iMX8 Edge Golden Finger		Note
Ball	Mode	Pin Name	Pin#	Net Name	
<i>LVDS Channel 1 (shared with 2nd channel of eDP)</i>					
BN33	N/A	LVDS1_CH1_TX0_P	S111	LVDS1_D0+/eDP1_TX0+	LVDS1 LCD data channel differential pairs 1
BL33	N/A	LVDS1_CH1_TX0_N	S112	LVDS1_D0-/eDP1_TX0-	
BM32	N/A	LVDS1_CH1_TX1_P	S114	LVDS1_D1+/eDP1_TX1+	LVDS1 LCD data channel differential pairs 2
BK32	N/A	LVDS1_CH1_TX1_N	S115	LVDS1_D1-/eDP1_TX1-	
BN31	N/A	LVDS1_CH1_TX2_P	S117	LVDS1_D2+/eDP1_TX2+	LVDS1 LCD data channel differential pairs 3
BL31	N/A	LVDS1_CH1_TX2_N	S118	LVDS1_D2-/eDP1_TX2-	
BM30	N/A	LVDS1_CH1_TX3_P	S120	LVDS1_D3+/eDP1_TX3+	LVDS1 LCD data channel differential pairs 4
BK30	N/A	LVDS1_CH1_TX3_N	S121	LVDS1_D3-/eDP1_TX3-	
BM34	N/A	LVDS1_CH1_CLK_P	S108	LVDS1_CK+/eDP1_AUX+	LVDS1 LCD differential clock pairs
BK34	N/A	LVDS1_CH1_CLK_N	S109	LVDS1_CK-/eDP1_AUX-	

A 24 bit dual channel *LVDS* implementation comprises 10 differential pairs: 4 pairs for odd pixel and control data; 1 pair for the *LVDS* clock for the odd data; 4 pairs for the even pixel data and control data, and 1 pair for the even *LVDS* clock. To use the dual channel *LVDS* mode, you need a display supporting the dual channel *LVDS* mode in order to receive odd and even pixel data.

2.1.6.2 Other LCD Control Signals

The signals in the table below support the *LVDS LCD* interfaces (as these are created from the same *i.MX8QM* source).

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>LCD0_VDD_EN</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>High enables LVDS0 panel VDD</i>
<i>LCD0_BKLT_EN</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>High enables LVDS0 panel backlight</i>
<i>LCD0_BKLT_PWM</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>LVDS0 display backlight PWM control</i>
<i>LCD1_VDD_EN</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>High enables LVDS1 panel VDD</i>
<i>LCD1_BKLT_EN</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>High enables LVDS1 panel backlight</i>
<i>LCD1_BKLT_PWM</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>LVDS1 display backlight PWM control</i>
<i>I2C_LCD_DAT</i>	<i>Bi-Dir</i> <i>OD</i>	<i>CMOS</i> <i>1.8V</i>	<i>I2C data – to read LCD display EDID EEPROMs</i>
<i>I2C_LCD_CK</i>	<i>Output</i>	<i>CMOS</i> <i>1.8V</i>	<i>I2C clock – to read LCD display EDID EEPROMs</i>

Below list *LCD* control signals that mapping to *CPU* iomux and *SMARC* edge connector.

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
BD38	ALT3	LVDS0_I2C0_SCL_ LSIO_GPIO1_IO06	S127	LCD0_BKLT_EN	LCD0_BKLT_EN	High enables lvds0 panel backlight
BD40	ALT3	LVDS0_GPIO01_ LSIO_GPIO1_IO05	S133	LCD0_VDD_EN	LCD0_VDD_EN	High enables lvds0 panel VDD
BE39	ALT3	LVDS0_GPIO00_ LSIO_GPIO1_IO04	S141	LCD0_BKLT_PWM	LCD0_BKLT_PWM	Lvds0 display backlight PWM control
BD36	ALT3	LVDS0_I2C0_SDA_ LSIO_GPIO1_IO07	S107	LCD1_BKLT_EN	LCD1_BKLT_EN	High enables lvds1 panel backlight
BH36	ALT3	LVDS1_GPIO01_ LSIO_GPIO1_IO11	S116	LCD1_VDD_EN	LCD1_VDD_EN	High enables lvds1 panel VDD
BD34	ALT3	LVDS1_GPIO00_ LSIO_GPIO1_IO10	S141	LCD1_BKLT_PWM	LCD1_BKLT_PWM	Lvds1 display backlight PWM control
BL35	ALTO	LVDS1_I2C0_SCL_ LVDS1_I2C0_SCL	S139	I2C_LCD_CK	I2C_LCD_CK	I2C data – to read LCD display EDID EEPROMs
BE33	ALTO	LVDS1_I2C0_SDA_ LVDS1_I2C0_SDA	S140	I2C_LCK_DAT	I2C_LCK_DAT	I2C data – to read LCD display EDID EEPROMs

2.1.7. HDMI Interface

High-Definition Multimedia Interface (*HDMI*) is a licensable compact audio/video connector interface for transmitting uncompressed digital streams. *HDMI* encodes the video data into *TMDS* for digital transmission and is backward-compatible with the single-link Digital Visual Interface (*DVI*) carrying digital video. *i.MX8 HDMI* Video quality can reach full 4K UltraHD resolution and HDR (Dolby Vision, HDR10, and HLG).

The *SMARC-iMX8* provides *HDMI* connection directly from the *NXP® i.MX8QM* processor. Video data is provided through three differential *TMDS* data pairs (*HDMI_D0±* to *HDMI_D2±*) and one differential clock pair (*HDMI_CLK±*). In addition, the *SMARC-iMX8* includes one standard *I2C* interface (*HDMI_CTRL_SDA* and *HDMI_CTRL_SCL*) for configuring and testing the *HDMI 3D Tx PHY* and a pin (*HDMI_HPD*) for *HDMI* hot plug detection support.

The following figure shows the *HDMI* block diagram.




Figure 3 SMARC-iMX8 HDMI Diagram

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Note
Ball	Mode	Pin Name	Pin#	Net Names	
HDMI					
BM4	N/A	HDMI_TX0_DATA0_ EDP2_N	P99	HDMI_D0-	TMDS / HDMI data differential pair 0
BL5	N/A	HDMI_TX0_DATA0_ EDP2_P	P98	HDMI_D0+	
BM6	N/A	HDMI_TX0_DATA1_ EDP1_N	P96	HDMI_D1-	TMDS / HDMI data differential pair 1
BL7	N/A	HDMI_TX0_DATA1_ EDP1_P	P95	HDMI_D1+	
BM8	N/A	HDMI_TX0_DATA2_ EDP0_N	P93	HDMI_D2-	TMDS / HDMI data differential pair 2
BL9	N/A	HDMI_TX0_DATA2_ EDP0_P	P92	HDMI_D2+	
BK2	N/A	HDMI_TX0_CLK_ EDP3_N	P102	HDMI_CK-	HDMI differential clock output pair
BL3	N/A	HDMI_TX0_CLK_ EDP3_P	P101	HDMI_CK+	
BH8	N/A	HDMI_TX0_HPD	P104	HDMI_HPD	HDMI Hot Plug Detect input
I2C Dedicate for HDMI/DP1					
BN5/ BG3	N/A	HDMI_TX0_DDC_SDA/ HDMI_TX0_AUX-	P106	HDMI_CTRL_DAT/ DP1_AUX-	I2C Data/ DP AUX Channel (- part of pair)
BG1/ BH2	N/A	HDMI_TX0_DDC_SCL/ HDMI_TX0_AUX+	P105	HDMI_CTRL_CLK/ DP1_AUX+	I2C Clock/ DP AUX Channel (+ part of pair)

2.1.7.1 HDMI Signals

The table below shows the HDMI related signals.

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>HDMI_D[0:2]+</i>	<i>Output</i>	<i>TDMS</i>	<i>TMDS / HDMI data differential pairs</i>
<i>HDMI_D[0:2]-</i>			
<i>HDMI_CK+</i>	<i>Output</i>	<i>TDMS</i>	<i>HDMI differential clock output pair</i>
<i>HDMI_CK-</i>			
<i>HDMI_HPD</i>	<i>Input</i>	<i>CMOS</i> <i>1.8V</i>	<i>HDMI Hot Plug Detect input</i>
<i>HDMI_CTRL_DAT</i>	<i>Bi-Dir</i>	<i>CMOS</i>	<i>I2C data line dedicated to HDMI</i>
	<i>OD</i>	<i>1.8V</i>	
<i>HDMI_CTRL_CK</i>	<i>Bi-Dir</i>	<i>CMOS</i>	<i>I2C clock line dedicated to HDMI</i>
	<i>OD</i>	<i>1.8V</i>	

HDMI displays uses 5V I2C signaling. The Module *HDMI_CTRL_DAT* and *HDMI_CTRL_CK* signals are level translated on the Carrier from the Module 1.8V level. A similar consideration applies to the *HDMI_HPD* signal. There are a number of single chip devices on the market that perform ESD protection and control signal level shifting for HDMI interfaces. The Texas Instruments *TPD12S016* is one such device.

2.1.7.2 DP++ Operation Over SMARC HDMI Pins

The SMARC-iMX8 HDMI pins could alternatively be used for *DisplayPort++* (*DP++*) operation. Dual Mode (*HDMI* and *DisplayPort* on the same pins) implementations could be realized. This is desirable for SOCs that natively implement this capability. The *HDMI_CTRL_DAT* and *HDMI_CTRL_CK* lines are DC coupled, but the *DP_AUX+/-* pair must be AC coupled. A set of *FET* switches is used on SMARC-iMX8 to sort this out. The FET gates are controlled by the *AUX_SEL* pin function.

The table below shows the *AUX_SEL* signals.

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
BH8	N/A	<i>HDMI_TX0_HPD</i>	P107	<i>DP1_AUX_SEL</i>	<i>DP1_AUX_SEL</i>	Pulled to GND on Carrier for DP operation in Dual Mode (<i>DP++</i>) implementations. Driven to 1.8V on Carrier for HDMI operation. Terminated on Module through 1M resistor to GND.

2.1.7.3 Display Port Signals

The table below shows the Display Port related signals.

Edge Golden Finder Signal Name	Direction	Coupling Tolerance	Description
<i>DP1_LANE[0:3]+</i>	<i>Output</i>	<i>AC Coupled off module</i>	<i>DP Data Pair [0:3] positive</i>
<i>DP1_LANE[0:3]-</i>	<i>Output</i>	<i>AC Coupled off module</i>	<i>DP Data Pair [0:3] negative</i>
<i>DP1_HPD</i>	<i>Input</i>	<i>DC coupled CMOS 1.8V</i>	<i>DP Hot Plug Detect input</i>
<i>DP1_AUX-</i>	<i>Bi-Dir</i>	<i>AC Coupled on module</i>	<i>DP AUX Channel (- part of pair)</i>
<i>DP1_AUX+</i>	<i>Bi-Dir</i>	<i>AC Coupled on module</i>	<i>DP AUX Channel (+ part of pair)</i>
<i>DP1_AUX_SEL</i>	<i>Input</i>	<i>DC coupled CMOS 1.8V</i>	<i>Pulled to GND on Carrier for DP operation in Dual Mode (DP++) implementations. Driven to 1.8V on Carrier for HDMI operation. Terminated on Module through 1M resistor to GND.</i>

2.1.8 USB Interface

The *Embedian SMARC-iMX8* module supports five *USB 2.0* ports (*USB 0:4*) and one *USB 3.0* port (*USB2_SS*). The *USB 2.0* and *USB 3.0* IP in *i.MX8QM* processor are independent. A Microchip *USB2514* is used to expand four *USB 2.0* ports from *i.MX8* *USB 2.0 Host Port*. Per the *SMARC* specification, the module supports a *USB “On-The-Go” (OTG)* port capable of functioning either as a client or host device, on the *SMARC USBO* port.

The following figure shows the *USB 0:4 (USB2.0)* and *USB2_SS (USB3.0)* block diagram.




Figure 4 USB Block Diagram

USB interface signals are exposed on the *SMARC-iMX8* edge connector as shown below:

NXP i.MX8QM CPU			<i>SMARC-iMX8 Edge Golden Finger</i>		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>USBO Port (USB 2.0 OTG)</i>						
B40		USB_OTG1_DP	P60	USBO+	USBO+	USBO data pair
C39		USB_OTG1_DN	P61	USBO-	USBO-	
J9	ALT3	USB_SS3_TCO_L SIO_GPIO4_IO03	P62	USBO_EN_OC#	USBO_EN_OC#	USBO power enable/over current indication signal
A39		USB_OTG1_VBUS (Turn on USB_OTG_VBUS)	P63	USBO_VBUS_DET	USBO_VBUS_DET	USBO host power detection, when this port is used as a device.
A37		USB_OTG1_ID	P64	USBO_OTG_ID	USBO_OTG_ID	USBO OTG ID input, active high

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>USB[1:4] Port (USB 2.0 Host)</i>						
			P65	USB1+	USB1+	USB_DN3 of USB2514
			P66	USB1-	USB1-	
L9	ALT3	USB_SS3_TC1__ LSIO_GPIO4_IO04			VBUS_DET#	USB2514 HUB VBus Detect
			P69	USB2+	USB2+	USB_DN1 of USB2514
			P70	USB2-	USB2-	
			S68	USB3+	USB3+	USB_DN2 of USB2514
			S69	USB3-	USB3-	
			S35	USB4+		USB_DN4 of USB2514
			S36	USB4-		
<i>From USB2514</i>			P76	USB4_EN_OC#	USB2_EN_OC#	USB4 power enable/over current indication signal

<i>NXP i.MX8QM CPU</i>			<i>SMARC-iMX8 Edge Golden Finger</i>		<i>Net Names</i>	<i>Note</i>
<i>Ball</i>	<i>Mode</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>		
<i>USB2_SS Port (USB 3.0 Host)</i>						
A33		<i>USB_SS3_TX_P</i>	S71	<i>USB2_SSTX+</i>	<i>USB2_SSTX+</i>	<i>USB2 transmit signal differential pair positive</i>
B32		<i>USB_SS3_TX_N</i>	S72	<i>USB2_SSTX-</i>	<i>USB2_SSTX-</i>	<i>USB2 transmit signal differential pair negative</i>
A12		<i>USB_SS3_RX_P</i>	S74	<i>USB2_SSRX+</i>	<i>USB2_SSRX+</i>	<i>USB2 receive signal differential pair positive</i>
B12		<i>USB_SS3_RX_N</i>	S75	<i>USB2_SSRX-</i>	<i>USB2_SSRX-</i>	<i>USB2 receive signal differential pair negative</i>
<i>From USB2514</i>			P71	<i>USB2_EN_OC#</i>	<i>USB2_EN_OC#</i>	<i>USB2 power enable/over current indication signal</i>

Note:

1. *USBO OTG* role switch in *i.MX8* is implemented via *Vbus* switch from software driver. The *USBO_VBUS_DET* (*P63*) and *USBO_OTG_ID* (*P64*) pins defined in *SMARC 2.0* specification are not used.
2. If using *USB Type-C* connector, a *PTN5110* cc logic needs to be added in your carrier board. Please refer to *i.MX8 MEK* evaluation board. The *USB Type-C* specification describes how the *USB* device uses pull-down/pull-up resistors on configuration channel pins to signify that it is a device or host.
3. If implementing *USB 3.0* function, *USB 2.0* signal lines need to be routed to *USB 3.0* connector to make it downward compatible.

2.1.8.1 USB Signals

The table below shows the USB related signals.

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>USB[0:4]+</i>	<i>Bi-Dir</i>	<i>USB</i>	<i>Differential US 2.0 Data Pair</i>
<i>USB[0:4]-</i>			
<i>USB[0:4]_EN_OC#</i>	<i>Bi-Dir</i>	<i>CMOS</i>	<i>Pulled low by Module OD driver to disable USB0 power.</i>
	<i>OD</i>	<i>3.3V</i>	<i>Pulled low by Carrier OD driver to indicate over-current situation.</i>
			<i>A 10k pull-up is present on the Module to a 3.3V rail. The pull-up rail may be switched off to conserve power if the USB port is not in use. Further details may be found in Section 2.1.8.2 <i>USBx_EN_OC# Discussion</i> below.</i>
<i>USB0_VBUS_DET</i>	<i>Input</i>	<i>USB VBUS 5V</i>	<i>USB host power detection, when this port is used as a device.</i>
<i>USB1_VBUS_DET</i>			
<i>USB0_OTG_ID</i>	<i>Input</i>	<i>CMOS</i>	<i>USB OTG ID input, active high.</i>
		<i>3.3V</i>	
<i>USB2_SSRX-</i>	<i>Input</i>	<i>USB SS</i>	<i>Receive signal differential pairs for SuperSpeed USB data Coupling caps for RX pairs are off-Module (on Carrier Board)</i>
<i>USB2_SSRX+</i>			
<i>USB2_SSTX-</i>	<i>Output</i>	<i>USBSS</i>	<i>Transmit signal differential pairs for SuperSpeed USB data Coupling caps for RX pairs are on-Module</i>
<i>USB2_SSTX+</i>			

2.1.8.2 *USB[0:4]_EN_OC#* Discussion

The Module *USB[0:4]_EN_OC#* pins are multi-function Module pins, with a *10k* pull-up to a 3.3V rail on the Module, an *OD* driver on the Module, and, if the *OC#* (over-current) monitoring function is implemented on the Carrier, an *OD* driver on the Carrier. The use is as follows:

- 1) On the Carrier board, for external plug-in *USB* peripherals (*USB* memory sticks, cameras, keyboards, mice, etc.) *USB* power distribution is typically handled by *USB* power switches such as the Texas Instruments *TPS2052B* or the *Micrel MIC2026-1* or similar devices. The Carrier implementation is more straightforward if the Carrier *USB* power switches have active-high power enables and active low open drain *OC#* outputs (as the *TI* and *Micrel* devices referenced do). The *USB* power switch Enable and *OC#* pins for a given *USB* channel are tied together on the Carrier. The *USB* power switch enable pin must function with a low input current. The *TI* and *Micrel* devices referenced above require 1 microampere or less, at a 3.3V enable voltage level.
- 2) The Module drives *USB[0:4]_EN_OC#* low to disable the power delivery to the *USBx* device.
- 3) The Module floats *USB[0:4]_EN_OC#* to enable power delivery. The line is pulled to 3.3V by the Module pull-up, enabling the Carrier board *USB* power switch.
- 4) If there is a *USB* over-current condition, the Carrier board *USB* power switch drives the *USB[0:4]_EN_OC#* line low. This removes the over-current condition (by disabling the *USB* switch enable input), and allows Module software to detect the over-current condition.
- 5) The Module software should look for a falling edge interrupt on *USB[0:4]_EN_OC#*, while the port is enabled, to detect the *OC#* condition. The *OC#* condition will not last long, as the *USB* power switch is disabled when the switch IC detects the *OC#* condition.
- 6) If the *USB* power to the port is disabled (*USB[0:4]_EN_OC#* is driven low by the Module) then the Module software is aware that the port is disabled, and the low input value on the port does not indicate an over-current condition (because the port power is disabled).

Carrier Board *USB* peripherals that are not removable often do not make use of *USB* power switches with current limiting and over-current detection. It is usually deemed un-necessary for non-removable devices. In these cases, the

USB[0:4]_EN_OC# pins may be left unused, or they may be used as *USB[0:4]* power enables, without making use of the over-current detect Module input feature.

The *SMARC-iMX8* Module *USB* power enable and over current indication logic implementation is shown in the following block diagram. There are 10k pull-up resistors on the Module on the *SMARC USB[0:4]_EN_OC#* lines. Outputs driving the *USBx_EN_OC#* lines are open-drain. The Carrier board *USB* power switch, if present, is enabled by *USB[0:4]_EN_OC#* after a device connection is detected on the *DP/DM* lines.

The Enable pin on the Carrier board *USB* power switch must be active high and the Over-Current pin (*OC#*) must be open drain, active low (these are commonly available). No pull-up is required on the *USB* power switch Enable or *OC#* line on carrier board; they are tied together on the Carrier and fed to the Module *USB[0:4]_EN_OC#* pin.




Figure 5 USB Power Distribution Implementation on Carrier

2.1.9. Gigabit Ethernet Controller (10/100/1000Mbps) Interface

The SMARC-iMX8 module supports two Gigabit Ethernet (10/100/1000Mbps) interfaces. The Gigabit Ethernet controller interfaces are accomplished by using the low-power Qualcomm Atheros AR8035 physical layer (PHY) transceiver with variable I/O voltage that is compliant with the *IEEE 802.3-2005* standards. The AR8035 supports communication with an Ethernet MAC via a standard *RGMII* interface.

The Ethernet interface consists of 4 pairs of low voltage differential pair signals designated from *GBE0(1)_MDIO \pm* to *GBE0(1)_MDI3 \pm* plus control signals for link activity indicators. These signals can be used to connect to a *10/100/1000* BaseT RJ45 connector with integrated or external isolation magnetics on the carrier board.

This is diagrammed below.




Figure 6 Gigabit Ethernet Connection from i.MX8 to Qualcomm Atheros AR8035

2.1.9.1. Path of Gigabit LAN1

i.MX8 processor and the first Qualcomm Atheros AR8035 implementation is shown in the following table:

NXP i.MX8QM CPU			Qualcomm AR8035		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
Gigabit LAN1						
D10	ALTO	ENETO_MDIO__ CONN_ENET_MDIO	39	MDIO	ENET_MDIO	Serial Management Interface data input/output
A9	ALTO	ENETO_MDC__ CONN_ENET_MDC	40	MDC	ENET_MDC	Serial Management Interface clock
A47	ALTO	ENETO_RGMII_RXD0__ CONN_ENETO_ RGMII_RXD0	29	RXD0	RMII_RD0	Bit 0 of the 4 data bits that are sent by the transceiver on the receive path.
D44	ALTO	ENETO_RGMII_RXD1__ CONN_ENETO_ RGMII_RXD1	28	RXD1	RMII_RD1	Bit 1 of the 4 data bits that are sent by the transceiver on the receive path.
C45	ALTO	ENETO_RGMII_RXD2__ CONN_ENETO_ RGMII_RXD2	26	RXD2	RMII1_RD2	Bit 2 of the 4 data bits that are sent by the transceiver on the receive path.
E45	ALTO	ENETO_RGMII_RXD3__ CONN_ENETO_ RGMII_RXD3	25	RXD3	RMII1_RD3	Bit 3 of the 4 data bits that are sent by the transceiver on the receive path.
B44	ALTO	ENETO_RGMII_RXC__ CONN_ENETO_ RGMII_RXC	31	RX_CLK	RMII_RXC	Reference clock
E43	ALTO	ENETO_RGMII_RX_CTL__ CONN_ENETO_ RGMII_RX_CTL	30	RX_DV	RMII_RX_CTL	Indicates both the receive data valid (RXDV) and receive error (RXER) functions per the RGMII specification.

NXP i.MX8QM CPU			Qualcomm AR8035		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>Gigabit LAN1</i>						
E41	ALTO	<i>ENETO_RGMII_TX_CTL__CONN_ENETO_RGMII_TX_CTL</i>	32	<i>TX_EN</i>	<i>RGMII_TX_CTL</i>	Indicates that valid transmission data is present on TXD[3:0].
A43	ALTO	<i>ENETO_RGMII_TXD0__CONN_ENETO_RGMII_TXD0</i>	34	<i>TXD0</i>	<i>RGMII_TD0</i>	The MAC transmits data to the transceiver using this signal.
B42	ALTO	<i>ENETO_RGMII_TXD1__CONN_ENETO_RGMII_TXD1</i>	35	<i>TXD1</i>	<i>RGMII_TD1</i>	The MAC transmits data to the transceiver using this signal.
A45	ALTO	<i>ENETO_RGMII_TXD2__CONN_ENETO_RGMII_TXD2</i>	36	<i>TXD2</i>	<i>RGMII_TD2</i>	The MAC transmits data to the transceiver using this signal.
D42	ALTO	<i>ENETO_RGMII_TXD3__CONN_ENETO_RGMII_TXD3</i>	37	<i>TXD3</i>	<i>RGMII_TD3</i>	The MAC transmits data to the transceiver using this signal.
A41	ALTO	<i>ENETO_RGMII_TXC__CONN_ENETO_RGMII_TXC</i>	33	<i>GTX_CLK</i>	<i>RGMII_TXC</i>	Used to latch data from the MAC into the PHY. 1000BASE-T: 125MHz 100BASE-TX: 25MHz 10BASE-T: 2.5MHz
D12	ALT3	<i>QSPI1A_DATA0__LSIO_GPIO4_IO26</i>				LAN1 interrupt pin
BD32	ALT3	<i>LVDS1_I2C1_SCL__LSIO_GPIO1_IO14</i>				IEEE 1588 Trigger Signal. For hardware implementation of PTP (precision time protocol).

The path from AR8035 to the golden finger edge connector is show in the following table.

Qualcomm AR8035		Golden Finger Edge Connector		Net Names	Note
Pin	Pin Name	Pin#	Pin Name		
AR8035 PHY1					
9	TRXPO	P30	GbE_MDI0+	GBE_MDI0+	Differential Transmit/Receive Positive Channel 0
10	TRXNO	P29	GbE_MDI0-	GBE_MDI0-	Differential Transmit/Receive Negative Channel 0
		P28	GbE_CTREF	GBE_CTREF	Center tap reference voltage
12	TRXP1	P27	GbE_MDI1+	GBE_MDI1+	Differential Transmit/Receive Positive Channel 1
13	TRXN1	P26	GbE_MDI1-	GBE_MDI1-	Differential Transmit/Receive Negative Channel 1
15	TRXP2	P24	GbE_MDI2+	GBE_MDI2+	Differential Transmit/Receive Positive Channel 2
16	TRXN2	P23	GbE_MDI2-	GBE_MDI2-	Differential Transmit/Receive Negative Channel 2
18	TRXP3	P20	GbE_MDI3+	GBE_MDI3+	Differential Transmit/Receive Positive Channel 3
19	TRXN3	P19	GbE_MDI3-	GBE_MDI3-	Differential Transmit/Receive Negative Channel 3

Qualcomm AR8035		Golden Finger Edge Connector		Net Names	Note
Pin	Pin Name	Pin#	Pin Name		
AR8035 PHY1					
21	<i>LED_ACT</i>	P25	<i>GbE_LINK_ACT#</i>	<i>GBE_LINK_ACT#</i>	<i>Link / Activity Indication LED</i>
					<i>Driven low on Link (10, 100 or 1000 mbps)</i>
					<i>Blinks on Activity</i>
					<i>Could be able to sink 24mA or more Carrier LED current</i>
24	<i>LED_10_100</i>	P21	<i>GbE_LINK100#</i>	<i>GBE_LINK100#</i>	<i>Link Speed Indication LED for 100Mbps</i>
					<i>Could be able to sink 24mA or more Carrier LED current</i>
22	<i>LED_1000</i>	P22	<i>GbE_LINK1000#</i>	<i>GBE_LINK1000#</i>	<i>Link Speed Indication LED for 1000Mbps</i>
					<i>Could be able to sink 24mA or more Carrier LED current</i>

2.1.9.2. Path of Gigabit LAN2

i.MX8QM processor and the second Qualcomm Atheros AR8035 implementation is shown in the following table:

NXP i.MX8QM CPU			Qualcomm AR8035		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
Gigabit LAN 2						
D10	ALTO	ENETO_MDIO__ CONN_ENET_MDIO	39	MDIO	ENET_MDIO	Serial Management Interface data input/output
A9	ALTO	ENETO_MDC__ CONN_ENET_MDC	40	MDC	ENET_MDC	Serial Management Interface clock
E51	ALTO	ENET1_RGMII_RXD0__ CONN_ENET1_ RGMII_RXD0	29	RXD0	RGMII2_RD0	Bit 0 of the 4 data bits that are sent by the transceiver on the receive path.
C51	ALTO	ENET1_RGMII_RXD1__ CONN_ENET1_ RGMII_RXD1	28	RXD1	RGMII2_RD1	Bit 1 of the 4 data bits that are sent by the transceiver on the receive path.
D52	ALTO	ENET1_RGMII_RXD2__ CONN_ENET1_ RGMII_RXD2	26	RXD2	RGMII2_RD2	Bit 2 of the 4 data bits that are sent by the transceiver on the receive path.
E53	ALTO	ENET1_RGMII_RXD3__ CONN_ENET1_ RGMII_RXD3	25	RXD3	RGMII2_RD3	Bit 3 of the 4 data bits that are sent by the transceiver on the receive path.
B50	ALTO	ENET1_RGMII_RXC__ CONN_ENET1_ RGMII_RXC	31	RX_CLK	RGMII2_RXC	Reference clock
E49	ALTO	ENET1_RGMII_RX_CTL__ CONN_ENET1_ RGMII_RX_CTL	30	RX_DV	RGMII2_RX_CTL	Indicates both the receive data valid (RXDV) and receive error (RXER) functions per the RGMII specification.

NXP i.MX8QM CPU			Qualcomm AR8035		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>Gigabit LAN 2</i>						
B48	ALTO	ENET1_RGMII_TX_CTL__ CONN_ENET1_ RGMII_RX_CTL	32	TX_EN	RGMII2_TX_C TL	Indicates that valid transmission data is present on TXD[3:0].
A49	ALTO	ENET1_RGMII_TXDO__ CONN_ENET1_ RGMII_TXDO	34	TXDO	RGMII2_TD0	The MAC transmits data to the transceiver using this signal.
C47	ALTO	ENET1_RGMII_TXD1__ CONN_ENET1_ RGMII_TXD1	35	TXD1	RGMII2_TD1	The MAC transmits data to the transceiver using this signal.
G47	ALTO	ENET1_RGMII_TXD2__ CONN_ENET1_ RGMII_TXD2	36	TXD2	RGMII2_TD2	The MAC transmits data to the transceiver using this signal.
D48	ALTO	ENET1_RGMII_TXD3__ CONN_ENET1_ RGMII_TXD3	37	TXD3	RGMII2_TD3	The MAC transmits data to the transceiver using this signal.
D46	ALTO	ENET1_RGMII_TXC__ CONN_ENET1_ RGMII_TXC	33	GTx_CLK	RGMII2_TXC	Used to latch data from the MAC into the PHY. 1000BASE-T: 125MHz 100BASE-TX: 25MHz 10BASE-T: 2.5MHz
D14		QSPI1A_DATA1__ LSIO_GPIO4_IO25				LAN2 interrupt pin
BN35	ALT3	LVDS1_I2C1_SDA__ LSIO_GPIO1_IO15				IEEE 1588 Trigger Signal. For hardware implementation of PTP (precision time protocol).

The path from the second AR8035 to the golden finger edge connector is shown in the following table.

Qualcomm AR8035		Golden Finger Edge Connector		Net Names	Note
Pin	Pin Name	Pin#	Pin Name		
AR8035 PHY 2					
9	<i>TRXPO</i>	S17	<i>GBE1_MDI0+</i>	<i>GBE1_MDI0+</i>	Differential Transmit/Receive Positive Channel 0
10	<i>TRXNO</i>	S18	<i>GBE1_MDI0-</i>	<i>GBE1_MDI0-</i>	Differential Transmit/Receive Negative Channel 0
		S28	<i>GBE1_CTREF</i>	<i>GBE1_CTREF</i>	Center tap reference voltage
12	<i>TRXP1</i>	S20	<i>GBE1_MDI1+</i>	<i>GBE1_MDI1+</i>	Differential Transmit/Receive Positive Channel 1
13	<i>TRXN1</i>	S21	<i>GBE1_MDI1-</i>	<i>GBE1_MDI1-</i>	Differential Transmit/Receive Negative Channel 1
15	<i>TRXP2</i>	S23	<i>GBE1_MDI2+</i>	<i>GBE1_MDI2+</i>	Differential Transmit/Receive Positive Channel 2
16	<i>TRXN2</i>	S24	<i>GBE1_MDI2-</i>	<i>GBE1_MDI2-</i>	Differential Transmit/Receive Negative Channel 2
18	<i>TRXP3</i>	S26	<i>GBE1_MDI3+</i>	<i>GBE1_MDI3+</i>	Differential Transmit/Receive Positive Channel 3
19	<i>TRXN3</i>	S27	<i>GBE1_MDI3-</i>	<i>GBE1_MDI3-</i>	Differential Transmit/Receive Negative Channel 3

Qualcomm AR8035		Golden Finger Edge Connector		Net Names	Note
Pin	Pin Name	Pin#	Pin Name		
AR8035 PHY 2					
21	<i>LED_ACT</i>	S31	<i>GBE1_LINK_ACT#</i>	<i>GBE1_LINK_ACT#</i>	<i>Link / Activity Indication LED</i>
					<i>Driven low on Link (10, 100 or 1000 mbps)</i>
					<i>Blinks on Activity</i>
					<i>Could be able to sink 24mA or more Carrier LED current</i>
24	<i>LED_10_100</i>	S19	<i>GBE1_LINK100#</i>	<i>GBE1_LINK100#</i>	<i>Link Speed Indication LED for 100Mbps</i>
					<i>Could be able to sink 24mA or more Carrier LED current</i>
22	<i>LED_1000</i>	S22	<i>GBE1_LINK1000#</i>	<i>GBE1_LINK1000#</i>	<i>Link Speed Indication LED for 1000Mbps</i>
					<i>Could be able to sink 24mA or more Carrier LED current</i>

2.1.9.3. Gigabit LAN Signals

The table below shows the Gigabit LAN related signals.

Edge Golden Finder Signal Name	Direction	Type Tolerance	Description
<i>GBE0(1)_MDI0+</i>	<i>Bi-Dir</i>	<i>GBE_MDI</i>	<i>Bi-directional transmit/receive pair 0 to magnetics (Media Dependent Interface)</i>
<i>GBE0(1)_MDI0-</i>			
<i>GBE0(1)_MDI1+</i>	<i>Bi-Dir</i>	<i>GBE_MDI</i>	<i>Bi-directional transmit/receive pair 1 to magnetics (Media Dependent Interface)</i>
<i>GBE0(1)_MDI1-</i>			
<i>GBE0(1)_MDI2+</i>	<i>Bi-Dir</i>	<i>GBE_MDI</i>	<i>Bi-directional transmit/receive pair 2 to magnetics (Media Dependent Interface)</i>
<i>GBE0(1)_MDI2-</i>			
<i>GBE0(1)_MDI3+</i>	<i>Bi-Dir</i>	<i>GBE_MDI</i>	<i>Bi-directional transmit/receive pair 3 to magnetics (Media Dependent Interface)</i>
<i>GBE0(1)_MDI3-</i>			
<i>GBE0(1)_100#</i>	<i>Output</i>	<i>CMOS</i>	<i>Link Speed Indication LED for 100Mbps</i>
	<i>OD</i>	<i>3.3V</i>	<i>Could be able to sink 24mA or more Carrier LED current</i>
<i>GBE0(1)_1000#</i>	<i>Output</i>	<i>CMOS</i>	<i>Link Speed Indication LED for 1000Mbps</i>
	<i>OD</i>	<i>3.3V</i>	<i>Could be able to sink 24mA or more Carrier LED current</i>
<i>GBE0(1)_LINK_ACK#</i>	<i>Output</i>	<i>CMOS</i>	<i>Link / Activity Indication LED</i>
	<i>OD</i>	<i>3.3V</i>	<i>Driven low on Link (10, 100 or 1000 mbps) Blinks on Activity</i>
			<i>Could be able to sink 24mA or more Carrier LED current</i>
<i>GBE0(1)_CTREF</i>	<i>Output</i>	<i>Reference Voltage</i>	<i>Center-Tap reference voltage for GBE0 Carrier board Ethernet magnetic (not required by the Module GBE PHY)</i>

2.1.9.4. Suggested Magnetics

Listed below are suggested magnetics.

For normal temperature ($0^{\circ}\text{C} \sim 70^{\circ}\text{C}$) products.

<i>Vendor</i>	<i>P/N</i>	<i>Package</i>	<i>Cores</i>	<i>Temp</i>	<i>Configuration</i>
<i>Halo</i>	<i>HFJ11-1G02E</i>	<i>Integrated RJ45</i>	<i>8</i>	<i>$0^{\circ}\text{C} \sim 70^{\circ}\text{C}$</i>	<i>HP Auto-MDIX</i>
<i>UDE</i>	<i>RB1-BA6BT9WA</i>	<i>Integrated RJ45</i>	<i>8</i>	<i>$-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$</i>	<i>HP Auto-MDIX</i>
<i>Halo</i>	<i>TG1G-S002NZRL</i>	<i>24-pin SOIC-W</i>	<i>8</i>	<i>$0^{\circ}\text{C} \sim 70^{\circ}\text{C}$</i>	<i>HP Auto-MDIX</i>

For industrial temperature ($-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$) products.

<i>Vendor</i>	<i>P/N</i>	<i>Package</i>	<i>Cores</i>	<i>Temp</i>	<i>Configuration</i>
<i>UDE</i>	<i>RB1-BA6BT9WA</i>	<i>Integrated RJ45</i>	<i>8</i>	<i>$-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$</i>	<i>HP Auto-MDIX</i>
<i>Halo</i>	<i>TG1G-E012NZRL</i>	<i>24-pin SOIC-W</i>	<i>8</i>	<i>$-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$</i>	<i>HP Auto-MDIX</i>

2.1.10 eDP Interface

The *SMARC-iMX8* implements two 4-lane *eDP* output streams that are defined in SMARC 2.0 edge connector from *i.MX8QM MIPI_DSI0* and *MIPI_DSI1* interface.

The *eDP LCD* signals found on the *SMARC-i.MX8* offers two 4-lane channels, with resolutions up to $1,920 \times 1,200$ @60 fps at 24 bpp. They are generated from *MIPI_DSI* signals from the *NXP® i.MX8* processor passing through a TI *SN65DSI86 MIPI® DS1* to embedded DisplayPort (*eDP*) bridge. Each *eDP* consists of one aux pair and four data pairs. The *eDP* signals support the flow of *MIPI DS1* data from the *i.MX8* CPU to external display devices through *eDP* interface.

Note:

1. The I2C slave address of *MIPI_DSI0_I2C0* and *MIPI_DSI1_I2C0* to *SN65DSI86* are all 0x2C.

The following figure shows the *eDP LCD* block diagram.




Figure 7 SMARC-iMX8 eDP LCD Diagram

2.1.10.1 eDP0 Signals Data Flow

The first *eDP* interface (*eDP0*) from *i.MX8QM* processor to *TI SN65DSI86* implementation is shown in the following table:

NXP i.MX8QM CPU			TI SN65DSI86		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
BH30		MIPI_DSI1_CLK_N	J5	DACN	DPO_AUX-	
BG31		MIPI_DSI1_CLK_P	H5	DACP	DPO_AUX+	
BH32		MIPI_DSI1_DATA0_N	J3	DA0N	DPO_LANE0-	
BG33		MIPI_DSI1_DATA0_P	H3	DA0P	DPO_LANE0+	
BH28		MIPI_DSI1_DATA1_N	J4	DA1N	DPO_LANE1-	
BG29		MIPI_DSI1_DATA1_P	H4	DA1P	DPO_LANE1+	
BH34		MIPI_DSI1_DATA2_N	J6	DA2N	DPO_LANE2-	
BG35		MIPI_DSI1_DATA2_P	H6	DA2P	DPO_LANE2+	
BH26		MIPI_DSI1_DATA3_N	J7	DA3N	DPO_LANE3-	
BG27		MIPI_DSI1_DATA3_P	H7	DA3P	DPO_LANE3+	
BK24	ALT3	MIPI_DSI1_GPIO0_01__ LSIO_GPIO1_IO23	A3	IRQ	DPO_IRQ	
BM24		MIPI_DSI1_GPIO0_00__ LSIO_GPIO1_IO22	B1	EN	DPO_EN	
I2C for 1 st SN65DSI86						
BE27	ALTO	MIPI_DSI1_I2CO_SCL__ MIPI_DSI1_I2CO_SCL	H1	SCL	MIPI_DSI1_I2CO_SCL	
BG25	ALTO	MIPI_DSI1_I2CO_SDA__ MIPI_DSI1_I2CO_SDA	J1	SDA	MIPI_DSI1_I2CO_SDA	

The path from *TI SN65DSI86* to the golden finger edge connector is show in the following table.

<i>TI SN65DSI86</i>		<i>Golden Finger Edge Connector</i>		<i>Net Names</i>		<i>Note</i>
<i>Pin</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>			
<i>SN65DSI86</i>						
<i>F8</i>	<i>MLOP</i>	<i>S93</i>	<i>DPO_LANE0+</i>	<i>DPO_LANE0+</i>	<i>DPO_LANE0+</i>	<i>eDPO data pair 0</i>
<i>F9</i>	<i>MLON</i>	<i>S94</i>	<i>DPO_LANE-</i>	<i>DPO_LANE-</i>	<i>DPO_LANE-</i>	
<i>E8</i>	<i>ML1P</i>	<i>S96</i>	<i>DPO_LANE1+</i>	<i>DPO_LANE1+</i>	<i>DPO_LANE1+</i>	<i>eDPO data pair 1</i>
<i>E9</i>	<i>ML1N</i>	<i>S97</i>	<i>DPO_LANE1-</i>	<i>DPO_LANE1-</i>	<i>DPO_LANE1-</i>	
<i>E8</i>	<i>ML2P</i>	<i>S99</i>	<i>DPO_LANE2+</i>	<i>DPO_LANE2+</i>	<i>DPO_LANE2+</i>	<i>eDPO data pair 2</i>
<i>E9</i>	<i>ML2N</i>	<i>S100</i>	<i>DPO_LANE2-</i>	<i>DPO_LANE2-</i>	<i>DPO_LANE2-</i>	
<i>B8</i>	<i>ML3P</i>	<i>S102</i>	<i>DPO_LANE3+</i>	<i>DPO_LANE3+</i>	<i>DPO_LANE3+</i>	<i>eDPO data pair 3</i>
<i>B9</i>	<i>ML3N</i>	<i>S103</i>	<i>DPO_LANE3-</i>	<i>DPO_LANE3-</i>	<i>DPO_LANE3-</i>	
<i>H8</i>	<i>AUXP</i>	<i>S105</i>	<i>DPO_AUX+</i>	<i>DPO_AUX+</i>	<i>DPO_AUX+</i>	<i>eDPO auxiliary channel pair</i>
<i>H9</i>	<i>AUXN</i>	<i>S106</i>	<i>DPO_AUX-</i>	<i>DPO_AUX-</i>	<i>DPO_AUX-</i>	
<i>J8</i>	<i>HPD</i>	<i>S98</i>	<i>eDPO_HPD</i>	<i>eDPO_HPD</i>	<i>eDPO_HPD</i>	<i>eDPO Hot Plug Detect pins</i>

2.1.10.2 eDP1 Signals Data Flow

The 2nd *eDP* interface (*eDP1*) from *i.MX8QM* processor to *TI SN65DSI86* implementation is shown in the following table and is shared with 2nd LVDS interface:

NXP i.MX8QM CPU			TI SN65DSI86		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
BN27		MIPI_DSI0_CLK_N	J5	DACN	DP1_AUX-	
BL27		MIPI_DSI0_CLK_P	H5	DACP	DP1_AUX+	
BM28		MIPI_DSI0_DATA0_N	J3	DA0N	DP1_LANE0-	
BK28		MIPI_DSI0_DATA0_P	H3	DA0P	DP1_LANE0+	
BM26		MIPI_DSI0_DATA1_N	J4	DA1N	DP1_LANE1-	
BK26		MIPI_DSI0_DATA1_P	H4	DA1P	DP1_LANE1+	
BN29		MIPI_DSI0_DATA2_N	J6	DA2N	DP1_LANE2-	
BL29		MIPI_DSI0_DATA2_P	H6	DA2P	DP1_LANE2+	
BN25		MIPI_DSI0_DATA3_N	J7	DA3N	DP1_LANE3-	
BL25		MIPI_DSI0_DATA3_P	H7	DA3P	DP1_LANE3+	
BD28	ALT3	MIPI_DSI0_GPIO0_01__ LSIO_GPIO1_IO19	A3	IRQ	DP1_IRQ	
BD30	ALT3	MIPI_DSI0_GPIO0_00__ LSIO_GPIO1_IO18	B1	EN	DP1_EN	
I2C for 2nd SN65DSI86						
BE29	ALTO	MIPI_DSI0_I2CO_SCL__ MIPI_DSI0_I2CO_SCL	H1	SCL	MIPI_DSI0_I2CO_SCL	
BE31	ALTO	MIPI_DSI0_I2CO_SDA__ MIPI_DSI0_I2CO_SDA	J1	SDA	MIPI_DSI0_I2CO_SDA	

The path from *TI SN65DSI86* to the golden finger edge connector is show in the following table.

<i>TI SN65DSI86</i>		<i>Golden Finger Edge Connector</i>		<i>Net Names</i>	<i>Note</i>
<i>Pin</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>		
<i>SN65DSI86</i>					
<i>F8</i>	<i>MLOP</i>	<i>S111</i>	<i>LVDS1_0+/ eDP1_TX0+</i>	<i>DP1_LANE0+</i>	<i>eDP1 data pair 0</i>
<i>F9</i>	<i>MLON</i>	<i>S112</i>	<i>LVDS1_0-/ eDP1_TX0-</i>	<i>DP1_LANE-</i>	
<i>E8</i>	<i>ML1P</i>	<i>S114</i>	<i>LVDS1_1+/ eDP1_TX1+</i>	<i>DP1_LANE1+</i>	<i>eDP1 data pair 1</i>
<i>E9</i>	<i>ML1N</i>	<i>S115</i>	<i>LVDS1_1-/ eDP1_TX1-</i>	<i>DP1_LANE1-</i>	
<i>E8</i>	<i>ML2P</i>	<i>S117</i>	<i>LVDS1_2+/ eDP1_TX2+</i>	<i>DP1_LANE2+</i>	<i>eDP1 data pair 2</i>
<i>E9</i>	<i>ML2N</i>	<i>S118</i>	<i>LVDS1_2-/ eDP1_TX2-</i>	<i>DP1_LANE2-</i>	
<i>B8</i>	<i>ML3P</i>	<i>S120</i>	<i>LVDS1_3+/ eDP1_TX3+</i>	<i>DP1_LANE3+</i>	<i>eDP1 data pair 3</i>
<i>B9</i>	<i>ML3N</i>	<i>S121</i>	<i>LVDS1_3-/ eDP1_TX3-</i>	<i>DP1_LANE3-</i>	
<i>H8</i>	<i>AUXP</i>	<i>S108</i>	<i>LVDS1_CK+/ eDP1_AUX+</i>	<i>DP1_AUX+</i>	<i>eDP1 auxiliary channel pair</i>
<i>H9</i>	<i>AUXN</i>	<i>S109</i>	<i>LVDS1_CK-/ eDP1_AUX-</i>	<i>DP1_AUX-</i>	
<i>J8</i>	<i>HPD</i>	<i>S113</i>	<i>eDP1_HPD</i>	<i>eDP1_HPD</i>	<i>eDP1 Hot Plug Detect pins</i>

2.1.10.3 Other LCD Control Signals

The signals in the table below support the *eDP LCD* interfaces (as these are created from the same *i.MX8* source).

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>LCD0_VDD_EN</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>High enables edp0 panel VDD</i>
<i>LCD0_BKLT_EN</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>High enables edp0 panel backlight</i>
<i>LCD0_BKLT_PWM</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>eDPO display backlight PWM control</i>
<i>LCD1_VDD_EN</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>High enables edp1 panel VDD</i>
<i>LCD1_BKLT_EN</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>High enables edp1 panel backlight</i>
<i>LCD1_BKLT_PWM</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>eDP1 display backlight PWM control</i>

Below list *LCD* control signals that mapping to *CPU* iomux and *SMARC* edge connector.

<i>NXP i.MX8QM CPU</i>			<i>SMARC-iMX8 Edge Golden Finger</i>		<i>Net Names</i>	<i>Note</i>
<i>Ball</i>	<i>Mode</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>		
<i>BD38</i>	<i>ALT3</i>	<i>LVDS0_I2C0_SCL_</i> <i>LSIO_GPIO1_IO06</i>	<i>S127</i>	<i>LCD0_BKLT_EN</i>	<i>LCD0_BKLT_EN</i>	<i>High enables lvds0 panel backlight</i>
<i>BD40</i>	<i>ALT3</i>	<i>LVDS0_GPIO01_</i> <i>LSIO_GPIO1_IO05</i>	<i>S133</i>	<i>LCD0_VDD_EN</i>	<i>LCD0_VDD_EN</i>	<i>High enables lvds0 panel VDD</i>
<i>BE39</i>	<i>ALT3</i>	<i>LVDS0_GPIO00_</i> <i>LSIO_GPIO1_IO04</i>	<i>S141</i>	<i>LCD0_BKLT_PWM</i>	<i>LCD0_BKLT_PWM</i>	<i>Lvds0 display backlight PWM control</i>
<i>BD36</i>	<i>ALT3</i>	<i>LVDS0_I2C0_SDA_</i> <i>LSIO_GPIO1_IO07</i>	<i>S107</i>	<i>LCD1_BKLT_EN</i>	<i>LCD1_BKLT_EN</i>	<i>High enables lvds1 panel backlight</i>
<i>BH36</i>	<i>ALT3</i>	<i>LVDS1_GPIO01_</i> <i>LSIO_GPIO1_IO11</i>	<i>S116</i>	<i>LCD1_VDD_EN</i>	<i>LCD1_VDD_EN</i>	<i>High enables lvds1 panel VDD</i>
<i>BD34</i>	<i>ALT3</i>	<i>LVDS1_GPIO00_</i> <i>LSIO_GPIO1_IO10</i>	<i>S141</i>	<i>LCD1_BKLT_PWM</i>	<i>LCD1_BKLT_PWM</i>	<i>Lvds1 display backlight PWM control</i>

2.1.11. PCIe Interfaces

The *SMARC-iMX8 QuadMax* core offers two *PCI* Express Gen 3.0 single lane lanes and *QuadPlus* core offers one *PCI* Express Gen 3.0 single lane interface. The *PCIe* signals are routed from the *NXP® i.MX8* processor to the *PCI* Express port A and B (*QuadMax*) of the *SMARC-iMX8* edge finger. These signals support *PCI* Express Gen. 3.0 interfaces at 6 Gb/s and are backward compatible to Gen. 2.0 and 1.1 interfaces at 5Gb/s and 2.5 Gb/s. Only single lane *PCI* Express link configuration is possible. *Microchip DSC557-04444K11* clock generators are used on each *PCIe* port to make *PCIe* reference clock *HCSL* signals.

The following figure shows the *PCIe* port A and B block diagram.




Figure 8 PCI Express Block Diagram

PCI Express interface signals are exposed on the SMARC-iMX8 edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>PCI Express Port A</i>						
D20	ALT3	PCIE_CTRL0_PERST_B_ LSIO_GPIO4_IO29	P75	PCIE_A_RST#	PCIE_A_RST#	Reset Signal for external devices.
N/A		From Clock Generator	P83	PCIE_A_REFCK+	PCIE_A_REFCK+	Differential PCI Express Reference Clock Signals for Lanes A
N/A		From Clock Generator	P84	PCIE_A_REFCK-	PCIE_A_REFCK-	
A29		PCIE0_RX0_P	P86	PCIE_A_RX+	PCIE_A_RX+	Differential PCIe Link A
B30		PCIE0_RX0_N	P87	PCIE_A_RX-	PCIE_A_RX-	receive data pair 0
B26		PCIE0_TX0_P	P89	PCIE_A_TX+	PCIE_A_TX+	Differential PCIe Link A
C27		PCIE0_TX0_N	P90	PCIE_A_TX-	PCIE_A_TX-	transmit data pair 0
A15	ALT3	PCIE_CTRL0_WAKE_B_ LSIO_GPIO4_IO28	S146	PCIE_WAKE#	PCIE_WAKE#	PCIe wake up interrupt to host
<i>Clock Enable Signal</i>						
J11	ALT3	QSPI1A_SSO_B_ LSIO_GPIO4_IO19				Enable port1 of PCIe clock generator

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>PCI Express Port B</i>						
G25	ALT3	PCIE_CTRL1_PERST_B_ LSIO_GPIO5_IO00	S76	PCIE_B_RST#	PCIE_B_RST#	Reset Signal for external devices.
		From Clock Generator	S84	PCIE_B_REFCK+	PCIE_B_REFCK+	Differential PCI Express Reference Clock Signals for Lanes B
		From Clock Generator	S85	PCIE_B_REFCK-	PCIE_B_REFCK-	
A21		PCIE1_RX0_P	S87	PCIE_B_RX+	PCIE_B_RX+	Differential PCIe Link B
B22		PCIE1_RX0_N	S88	PCIE_B_RX-	PCIE_B_RX-	receive data pair 0
B24		PCIE1_TX0_P	S90	PCIE_B_TX+	PCIE_B_TX+	Differential PCIe Link B
C25		PCIE1_TX0_N	S91	PCIE_B_TX-	PCIE_B_TX-	transmit data pair 0
A27	ALT5	PCIE_CTRL1_WAKE_B_ LSIO_GPIO4_IO31	S146	PCIE_WAKE#	PCIE_WAKE#	PCIe wake up interrupt to host
<i>Clock Enable Signal</i>						
G11	ALT3	QSPI1A_SS1_B_ LSIO_GPIO4_IO20				Enable port2 of PCIe clock generator

Note:

Only one *PCIe* instance (*PCIE-A*) for *QuadPlus* core.

2.1.11.1. PCIe_Link Signals

The table below shows the *PCIe_Link A and B* related signals.

Edge Golden Finder Signal Name	Direction	Type Tolerance	Description
PCI Express Port A			
<i>PCIE_A_TX+</i>	Output	HCSL PCIe	Differential PCIe Link A transmit data pair 0
<i>PCIE_A_RX+</i>	Input	HCSL PCIe	Differential PCIe Link A receive data pair 0
<i>PCIE_A_REFCK+</i>	Output	HCSL PCIe	Differential PCIe Link A reference clock output DC coupled
<i>PCIE_A_RST#</i>	Output	CMOS 3.3V	PCIe Port A reset output
PCI Express Port B			
<i>PCIE_B_TX+</i>	Output	HCSL PCIe	Differential PCIe Link B transmit data pair 0
<i>PCIE_B_RX+</i>	Input	HCSL PCIe	Differential PCIe Link B receive data pair 0
<i>PCIE_B_REFCK+</i>	Output	HCSL PCIe	Differential PCIe Link B reference clock output DC coupled
<i>PCIE_B_RST#</i>	Output	CMOS 3.3V	PCIe Port B reset output

2.1.11.2. PCIe Wake Signals

The table below shows the *PCIe Wake* signal.

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>PCIE_WAKE#</i>	<i>Input</i>	<i>CMOS 3.3V</i>	<i>PCIe wake up interrupt to host – common to PCIe links A, B, C – pulled up or terminated on Module</i>

2.1.12. SATA Interface

The *NXP® i.MX8QM* processor on the *SMARC-iMX8* supports one *SATA 3.0* port. The supported signals are coupled with 0.1uF capacitors and then routed to *SMARC-iMX8* edge finger per defined in *SMARC* specification. The *SMARC-iMX8* offers this *SATA* port on the *MXM* connector. This port supports *SATA I* (1.5Gbps), *SATA II* (3Gbps) and *SATA III* (6Gbps) and is compliant with *SATA* specification 3.0, *AHCI* specification 1.3 and Advanced Microcontroller Bus Architecture (*AMBA*) specification 2.0.

The following figure shows the SATA port block diagram.




Figure 9 SATA Block Diagram

SATA interface signals are exposed on the *SMARC-iMX8* edge connector as shown below:

<i>NXP i.MX8QM CPU</i>			<i>SMARC-iMX8 Edge Golden Finger</i>		<i>Net Names</i>	<i>Note</i>
<i>Ball</i>	<i>Mode</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>		
SATA						
A19	N/A	<i>PCIE_SATA0_RX0_P</i>	P51	<i>SATA_RX+</i>	<i>SATA_RX+</i>	<i>Receive Input differential pair.</i>
B20	N/A	<i>PCIE_SATA0_RX0_N</i>	P52	<i>SATA_RX-</i>	<i>SATA_RX-</i>	
B16	N/A	<i>PCIE_SATA0_TX0_N</i>	P48	<i>SATA_TX+</i>	<i>SATA_TX+</i>	<i>Transmit Output differential pair.</i>
C17	N/A	<i>PCIE_SATA0_TX0_N</i>	P49	<i>SATA_TX-</i>	<i>SATA_TX-</i>	
N/A			S54	<i>SATA_ACT#</i>	<i>SATA_ACT#</i>	<i>Serial ATA Led. Open collector output pin driven during SATA command activity.</i>

2.1.12.1. SATA Signals

The table below shows the SATA related signals.

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
SATA_TX+ SATA_TX-	<i>Output</i>	SATA	<i>Differential SATA 0 transmit data Pair Series coupling caps is on the Module Caps is 0201 package 0.1uF</i>
SATA_RX+ SATA_RX-	<i>Input</i>	SATA	<i>Differential SATA 0 transmit data Series coupling caps is on the Module Caps is 0201 package 0.1uF</i>
SATA_ACT#	<i>Output OD</i>	CMOS 3.3V	<i>Active low SATA activity indicator It is able to sink 24mA or more Carrier LED current</i>

2.1.13. MIPI/CMOS Serial Camera Interface (MIPI_CSI)

The *NXP® i.MX8QM* provides connectivity to cameras via the *MIPI/CSI-2* transmitter and maintains image manipulation and processing with adequate synchronization and control. The Camera Serial Interface (*CSI*) controls the camera port and provides interface to an image sensor or a related device. The role of the camera ports is to receive input from video sources and to provide support for time-sensitive signals to the camera. Non-time-sensitive controls such as configuration, reset are performed by the ARM platform through I2C interface or GPIO signals.

The camera interface on *SMARC-iMX8* is designed as serial interfaces on *CSI0* pin groups that can support 4 lanes and *CSI1* pin groups that can support 2 lanes providing an interface between the system and the *MIPI D-PHY*, allowing communication with an *MIPI CSI-2* compliant camera sensor.

The *MIPI-CSI2* in *SMARC-iMX8* supports high speed mode (80Mbps - 1.5Gbps) per lane, providing 4K@30fps capability for the 4 lanes.

The following figure shows the serial camera interface block diagram.




Figure 10 MIPI/Serial Camera Interface Block Diagram

MIPI/Serial Camera interface signals are exposed on the SMARC-iMX8 edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>MIPI/Serial Camera Interface 1 (CSI0)</i>						
BJ23	ALTO	<i>MIPI_CSIO_MCLK_OUT_</i> <i>MIPI_CSIO_ACM_MCLK_OUT</i>	S6	CAM_MCK	CAM_MCK	<i>Master clock output for CSI camera support</i>
BE21	ALTO	<i>MIPI_CSIO_CLK_N</i>	S9	CSIO_CK-	CSIO_CK-	<i>CSI0 differential clock inputs</i>
BF20	ALTO	<i>MIPI_CSIO_CLK_P</i>	S8	CSIO_CK+	CSIO_CK+	
BE23	ALTO	<i>MIPI_CSIO_DATA0_N</i>	S12	CSIO_RX0-	CSIO_D0-	
BF22	ALTO	<i>MIPI_CSIO_DATA0_P</i>	S11	CSIO_RX0+	CSIO_D0+	
BE19	ALTO	<i>MIPI_CSIO_DATA1_N</i>	S15	CSIO_RX1-	CSIO_D1-	
BF18	ALTO	<i>MIPI_CSIO_DATA1_P</i>	S14	CSIO_RX1+	CSIO_D1+	
<i>MIPI/Serial Camera Interface 2 (CSI1)</i>						
BH16	ALTO	<i>MIPI_CSI1_CLK_N</i>	P4	CSI1_CK-	CSI1_CK-	<i>CSI1 differential clock inputs</i>
BJ17	ALTO	<i>MIPI_CSI1_CLK_P</i>	P3	CSI1_CK+	CSI1_CK+	
BH18	ALTO	<i>MIPI_CSI1_DATA0_N</i>	P8	CSI1_RX0-	CSI1_D0-	
BJ19	ALTO	<i>MIPI_CSI1_DATA0_P</i>	P7	CSI1_RX0+	CSI1_D0+	
BH14	ALTO	<i>MIPI_CSI1_DATA1_N</i>	P11	CSI1_RX1-	CSI1_D1-	
BJ15	ALTO	<i>MIPI_CSI1_DATA1_P</i>	P10	CSI1_RX1+	CSI1_D1+	
BH20	ALTO	<i>MIPI_CSI1_DATA2_N</i>	P14	CSI1_RX2-	CSI1_D2-	<i>CSI1 differential data inputs</i>
BJ21	ALTO	<i>MIPI_CSI1_DATA2_P</i>	P13	CSI1_RX2+	CSI1_D2+	
BH12	ALTO	<i>MIPI_CSI1_DATA3_N</i>	P17	CSI1_RX3-	CSI1_D3-	
BJ13	ALTO	<i>MIPI_CSI1_DATA3_P</i>	P16	CSI1_RX3+	CSI1_D3+	

2.1.13.1. Camera I2C Support

The I2C_CAM0/1 port is intended to support serial and parallel cameras. Most contemporary cameras with I2C support allow a choice of two I2C address ranges.

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>I2C_CAM0</i>						
BH24	ALTO	<i>MIPI_CSIO_I2C0_SCL_</i> <i>MIPI_CSIO_I2C0_SCL</i>	S5	<i>CSI0_TX+/ I2C_CAM0_CK</i>	<i>I2C_CAM0_CK</i>	
BN19	ALTO	<i>MIPI_CSIO_I2C0_SDA_</i> <i>MIPI_CSIO_I2C0_SDA</i>	S7	<i>CSI0_TX-/ I2C_CAM0_DAT</i>	<i>I2C_CAM0_DAT</i>	
<i>I2C_CAM1</i>						
BN17	ALTO	<i>MIPI_CS1_I2C0_SCL_</i> <i>MIPI_CS1_I2C0_SCL</i>	S1	<i>I2C_CAM1_CK</i>	<i>I2C_CAM1_CK</i>	
BE15	ALTO	<i>MIPI_CS1_I2C0_SDA_</i> <i>MIPI_CS1_I2C0_SDA</i>	S2	<i>I2C_CAM1_DAT</i>	<i>I2C_CAM1_DAT</i>	
<i>CSI Clock Output</i>						
BJ23	ALT6	<i>MIPI_CSIO_MCLK_OUT_</i> <i>MIPI_CSIO_ACN_MCLK_OUT</i>	S6	<i>CAM_MCK</i>	<i>CAM_MCK</i>	

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>I2C_CAM0</i>			
<i>I2C_CAM0_DAT</i>	<i>Bi-Dir OD</i>	<i>CMOS 1.8V</i>	<i>Serial camera support link - I2C data</i>
<i>I2C_CAM0_CK</i>	<i>Bi-Dir OD</i>	<i>CMOS 1.8V</i>	<i>Serial camera support link - I2C clock</i>
<i>I2C_CAM1</i>			
<i>I2C_CAM1_DAT</i>	<i>Bi-Dir OD</i>	<i>CMOS 1.8V</i>	<i>Serial camera support link - I2C data</i>
<i>I2C_CAM1_CK</i>	<i>Bi-Dir OD</i>	<i>CMOS 1.8V</i>	<i>Serial camera support link - I2C clock</i>

2.1.13.2. MIPI Serial Camera In – MIPI CSI0/1

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>MIPI_CSIO_D[0:1]+</i>	<i>Input</i>	<i>LVDS D-PHY</i>	<i>CSI1 differential data inputs</i>
<i>MIPI_CSIO_D[0:1]-</i>			
<i>MIPI_CSIO_CK+</i>	<i>Input</i>	<i>LVDS D-PHY</i>	<i>CSI1 differential clock inputs</i>
<i>MIPI_CSIO_CK-</i>			
<i>MIPI_CS1_D[0:3]+</i>	<i>Input</i>	<i>LVDS D-PHY</i>	<i>CSI1 differential data inputs</i>
<i>MIPI_CS1_D[0:3]-</i>			
<i>MIPI_CS1_CK+</i>	<i>Input</i>	<i>LVDS D-PHY</i>	<i>CSI1 differential clock inputs</i>
<i>MIPI_CS1_CK-</i>			
<i>CAM_MCK</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Master clock output for CSI1 camera support</i>

2.1.14 SD/SDMMC Interface

SMARC-iMX8 is configured to support two *MMC* controllers. One is used for on-module 8-bit *eMMC* support, and the other one is used for external *SDHC/SDIO* interface. The *SMARC-iMX8* module supports one 4-bit *SDIO* interface, per the *SMARC 2.0* specification. The *SDIO* interface uses 3.3V signaling, per the *SMARC* spec and for compatibility with commonly available *SDIO* cards.

The following figure shows the *SDIO* block diagram.




Figure 11 SD/SDIO/eMMC Interface Block Diagram

SDIO interface signals are exposed on the SMARC golden finger edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>SD/SDIO</i>						
E37	ALT0	USDHC1_DATA0__ CONN_USDHC1_DATA0	P39	SDIO_D0	SDIO_D0	SDIO Data 0
F38	ALT0	USDHC1_DATA1__ CONN_USDHC1_DATA1	P40	SDIO_D1	SDIO_D1	SDIO Data 1
E39	ALT0	USDHC1_DATA2__ CONN_USDHC1_DATA2	P41	SDIO_D2	SDIO_D2	SDIO Data 2
F40	ALT0	USDHC1_DATA3__ CONN_USDHC1_DATA3	P42	SDIO_D3	SDIO_D3	SDIO Data 3
F42	ALT3	USDHC1_DATA6__ LSIO_GPIO5_IO21	P33	SDIO_WP	SDIO_WP	SDIO write protect signal
G41	ALT0	USDHC1_CMD__ CONN_USDHC1_CMD	P34	SDIO_CMD	SDIO_CM D	SDIO Command signal
H42	ALT3	USDHC1_DATA7__ LSIO_GPIO5_IO22	P35	SDIO_CD#	SDIO_CD#	SDIO card detect
J39	ALT0	USDHC1_CLK__ CONN_USDHC1_CLK	P36	SDIO_CK	SDIO_CK	SDIO Clock Signal
A5	ALT3	USDHC1_RESET_B__ LSIO_GPIO4_IO07	P37	SDIO_PWR_ EN	SDIO_ PWREN	SD card power enable

Note:

1. The *SDIO* card power should be switched on the Carrier board and the *SDIO* lines should be *ESD* protected. The *SMARC* Evaluation Carrier schematic is useful as an implementation reference.
2. If *SD* boot up function is required, the pull-up resistor to 3.3V of *SDIO_PWR_EN #* should be 4.7k or less.
3. *SDIO_WP* and *SDIO_CD#* are 10k pull up to 3.3V on module.

2.1.14.1. SDIO Card (4 bit) Interface

The Carrier SDIO Card can be selected as the Boot Device (See section 4.3).

<i>Edge Golden Finder</i>	<i>Direction</i>	<i>Type</i>	<i>Description</i>
<i>Signal Name</i>		<i>Tolerance</i>	
<i>SDIO_D[0:3]</i>	<i>Bi-Dir</i>	<i>CMOS 3.3V</i>	<i>4 bit data path</i>
<i>SDIO_CMD</i>	<i>Bi-Dir</i>	<i>CMOS 3.3V</i>	<i>Command Line</i>
<i>SDIO_CK</i>	<i>Output</i>	<i>CMOS 3.3V</i>	<i>Clock</i>
<i>SDIO_WP</i>	<i>Input</i>	<i>CMOS 3.3V</i>	<i>Write Protect</i>
<i>SDIO_CD#</i>	<i>Input</i>	<i>CMOS 3.3V</i>	<i>Card Detect</i>
<i>SDIO_PWR_EN</i>	<i>Output</i>	<i>CMOS 3.3V</i>	<i>SD Card Power Enable</i>

Note:

SD Cards are not typically available with a 1.8V I/O voltage. The Module SD Card I/O level is specified as 3.3V and **not CMOS 1.8V**.

2.1.15 SPI/eSPI Interface

The *SMARC-iMX8* module supports two *NXP i.MX8QM SPI* interfaces (*LPSPI*) that are available off-Module for general purpose use. One of them is implemented as *eSPI* interface by *SMARC 2.0* definition. Each *SPI* channel has two chip-selects that can connect two SPI slave devices on each channel. *SPI* devices will share the "*SPI0_DIN*", "*SPI0_DO*" and "*SPI0_CK*" pins, but each device will have its own chip select pin. The chip select signal is a low active signal. *eSPI* devices will share the "*ESPI_IO_0*", "*ESPI_IO_1*" and "*ESPI_CK*" pins, but each device will have its own chip select pin. The chip select signal is also a low active signal.

The SPI interface is diagramed below.




Figure 12 SPI Interface Block Diagram

SPI interface signals are exposed on the SMARC golden finger edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
SPI0 Port						
AL9	ALT3	ADC_IN6_ LSIO_GPIO3_IO24	P43	SPI0_CS0#	SPI0_CS0#	SPI0 Master Chip Select 0 output
AP6	ALT3	ADC_IN7_ LSIO_GPIO3_IO25	P31	SPI0_CS1#	SPI0_CS1#	SPI0 Master Chip Select 1 output
AR9	ALT1	ADC_IN3_ DMA_SPI1_SCK	P44	SPI0_CK	SPI0_SCLK	SPI0 Master Clock output
AR7	ALT1	ADC_IN5_ DMA_SPI1_SD1	P45	SPI0_DIN	SPI0_DIN	SPI0 Master Data input (input to CPU, output from SPI device)
AN9	ALT1	ADC_IN4_ DMA_SPI1_SDO	P46	SPI0_DO	SPI0_DO	SPI0 Master Data output (output from CPU, input to SPI device)

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
eSPI/SPI1 Port						
BG5	ALT3	SPI3_CS0_ LSIO_GPIO2_IO20	P54	ESPI_CS0#	ESPI_CS0#/ SPI1_CS0#	ESPI Master Chip Select 0 output
BD8	ALT3	SPI3_CS1_ LSIO_GPIO2_IO21	P55	ESPI_CS1#	ESPI_CS1#/ SPI1_CS1#	ESPI Master Chip Select 1 output
BF6	ALTO	SPI3_SCK_ DMA_SPI3_SCK	P56	ESPI_CK	ESPI_CK/ SPI1_CK	ESPI Master Clock output
BF2	ALTO	SPI3_SDO_ DMA_SPI3_SDO	P58	ESPI_IO_0	ESPI_IO_0/ SPI1_DO	ESPI Master Data input (input to CPU, output from SPI device)
BE5	ALTO	SPI3_SDI_ DMA_SPI3_SDI	P57	ESPI_IO_1	ESPI_IO_1/ SPI1_DI	ESPI Master Data output (output from CPU, input to SPI device)
			S56	ESPI_IO_2	ESPI_IO_2	Not Connected
			S57	ESPI_IO_3	ESPI_IO_3	Not Connected
			S58	ESPI_RESET#	ESPI_RESET#	Not Connected

2.1.15.1. SPI0 Signals

SMARC-iMX8 does not support *SPI0* device boot up. The Carrier *SPI0* device cannot be selected as the Boot Device – see Section 4.3 Boot Select.

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>SPI0_CS0#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>SPI0 Master Chip Select 0 output</i>
<i>SPI0_CS1#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>SPI0 Master Chip Select 1 output</i>
<i>SPI0_CK</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>SPI0 Master Clock output</i>
<i>SPI0_DIN</i>	<i>Input</i>	<i>CMOS 1.8V</i>	<i>SPI0 Master Data input (input to CPU, output from SPI device)</i>
<i>SPI0_DO</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>SPI0 Master Data output (output from CPU, input to SPI device)</i>

2.1.15.2. ESPI/SPI1 Signals

SMARC-iMX8 does not support *ESPI* device boot up either. The Carrier *ESPI* device cannot be selected as the Boot Device – see Section 4.3 Boot Select.

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>ESPI_CS0#/ SPI1_CS0#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>ESPI Master Chip Select 0 output</i>
<i>ESPI_CS1#/ SPI1_CS1#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>ESPI Master Chip Select 1 output</i>
<i>ESPI_CK/ SPI1_CK</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>ESPI Master Clock output</i>
<i>ESPI_IO_[0:1]/ SPI1_[DO:DIN]</i>	<i>Bi-Dir</i>	<i>CMOS 1.8V</i>	<i>ESPI Master Data input/output</i>
<i>ESPI_RESET#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Not Supported</i>
<i>ESPI_ALERT[0:1]#</i>	<i>Input</i>	<i>CMOC 1.8V</i>	<i>Not Supported</i>

2.1.16. I2S Interface

The *SMARC-iMX8* module uses *I2S* format for Audio signals. These signals are derived from the Synchronous Audio Interface (SAI) of the *NXP® i.MX8QM* processor. The Serial Audio Interface (SAI) implements a synchronous serial bus interface for connecting digital audio devices. It is by far the most common mechanism used to transfer two channels of audio data between devices within a system.

SMARC-iMX8 supports two I2S instances (I2S0 and I2S2). I2S interface signals are exposed on the SMARC-iMX8 golden finger edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin #	Pin Name		
BD4	ALTO	MCLK_OUT0_ AUD_ACM_ MCLK_OUT0	S38	AUDIO_MCK	AUD_MCLK	Master clock output to Audio codecs
<i>I2S0 interface</i>						
AV2	ALTO	SAI1_TXFS_ AUD_SAI1_TXFS	S39	I2S0_LRCK	I2S0_LRCK	Left& Right audio synchronization clock
AU1	ALTO	SAI1_TXD_ AUD_SAI1_TXD	S40	I2S0_SDOUT	I2S0_SDOUT	Digital audio Output
AV4	ALTO	SAI1_RXD_ AUD_SAI1_RXD	S41	I2S0_SDIN	I2S0_SDIN	Digital audio Input
AU5	ALTO	SAI1_TXC_ AUD_SAI1_TXC	S42	I2S0_CK	I2S0_CK	Digital audio clock
<i>I2S2 interface</i>						
AY2	ALT1	SPI2_CS1_ AUD_SAI0_TXFS	S50	HDA_SYNC/ I2S2_LRCK	I2S2_LRCK	Left& Right audio synchronization clock
AY6	ALT1	SPI0_SDO_ AUD_SAI0_TXD	S51	HDA_SDO/ I2S2_SDOUT	I2S2_SDOUT	Digital audio Output
BA5	ALT1	SPI0_SDI_ AUD_SAI0_RXD	S52	HDA_SDI/ I2S2_SDIN	I2S2_SDIN	Digital audio Input
BA3	ALT1	SPI0_CS1_ AUD_SAI0_TXC	S53	HAD_CK/ I2S2_CK	I2S2_CK	Digital audio clock

Note:

SGTL5000 I2S audio codec is used in *EVK-STD-CARRIER-S20* evaluation carrier board.

2.1.16.1 I2S Signals

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
AUDIO_MCK	Output	CMOS 1.8V	<i>Master clock output to Audio codecs</i>
I2S0 Signals			
I2S0_LRCK	Bi-Dir	CMOS 1.8V	<i>Left& Right audio synchronization clock</i>
I2S0_SDOUT	Output	CMOS 1.8V	<i>Digital audio Output</i>
I2S0_SDIN	Input	CMOS 1.8V	<i>Digital audio Input</i>
I2S0_CK	Bi-Dir	CMOS 1.8V	<i>Digital audio clock</i>
I2S2 Signals			
I2S2_LRCK	Bi-Dir	CMOS 1.8V	<i>Left& Right audio synchronization clock</i>
I2S2_SDOUT	Output	CMOS 1.8V	<i>Digital audio Output</i>
I2S2_SDIN	Input	CMOS 1.8V	<i>Digital audio Input</i>
I2S2_CK	Bi-Dir	CMOS 1.8V	<i>Digital audio clock</i>

2.1.17. Asynchronous Serial Port (UARTs)

The *SMARC-iMX8* module supports four UARTs (*SER0:3*). UART *SER0* and *SER2* support flow control signals (*RTS#*, *CTS#*). UART *SER1* and *SER3* do not support flow control (*TX*, *RX* only). When working with software, *SER3* is used for *SMARC-iMX8* debugging console port.

The module asynchronous serial port signals have a *VDDIO* (1.8V) level signal swing. If the asynchronous ports are to interface with RS232 level devices, then a Carrier RS-232 transceiver is required. The logic side of the transceiver must be able to run at 1.8V levels. The selection of 1.8V compatible transceivers is a bit limited, although more are appearing with time. Two such devices are the Texas Instruments TRS3253E, and the Maxim MAX13235E, illustrated in the figures below. The TI part is more cost effective, but has a top speed of 1 Mbps. The MAX 13235E can operate at maximum speeds over 3 Mbps. The transceivers invert the polarity of the incoming and outgoing data and handshake lines.

The other alternative is to use a level-shift IC from 1.8V to 3.3V when designing carrier board and almost all transceivers available accept a 3.3V signal level: example includes the Texas Instruments MAX3243. Note that RS232 transceivers invert the signal; a logic '1' is a negative voltage (-3.0V to -15V) and a logic '0' a positive voltage (3.0V to 15V) on the RS232 line.

Asynchronous serial ports interface signals are exposed on the *SMARC* golden finger edge connector as shown below:

NXP i.MX8QM CPU			<i>SMARC-iMX8 Edge Golden Finger</i>		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
<i>SERO Port</i>						
AV48	ALTO	UART0_TX__ DMA_UART0_TX	P129	SERO_TX	SERO_TX	Asynchronous serial port data out
AV50	ALTO	UART0_RX__ DMA_UART0_RX	P130	SERO_RX	SERO_RX	Asynchronous serial port data in
AU45	ALTO	UART0_RTS_B__ DMA_UART0_RTS_B	P131	SERO_RTS#	SERO_RTS#	Request to Send handshake line for SERO
AW49	ALTO	UART0_CTS_B__ DMA_UART0_CTS_B	P132	SERO_CTS#	SERO_CTS#	Clear to Send handshake line for SERO
<i>SER1 Port</i>						
AU47	ALT2	M41_GPIO0_01__ DMA_UART3_TX	P134	SER1_TX	SER1_TX	Asynchronous serial port data out
AP44	ALT2	M41_GPIO0_00__ DMA_UART3_RX	P135	SER1_RX	SER1_RX	Asynchronous serial port data in

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
SER2 Port						
AY48	ALTO	UART1_TX_ DMA_UART1_TX	P136	SER2_TX	SER2_TX	Asynchronous serial port data out
AT44	ALTO	UART1_RX_ DMA_UART1_RX	P137	SER2_RX	SER2_RX	Asynchronous serial port data in
AR43	ALTO	UART1_RTS_B_ DMA_UART1_RTS_B	P138	SER2_RTS#	SER2_RTS#	Request to Send handshake line for SER2
AV46	ALTO	UART1_CTS_B_ DMA_UART1_CTS_B	P139	SER2_CTS#	SER2_CTS#	Clear to Send handshake line for SER2
SER3 Port (Debugging Port)						
AU53	ALT2	M41_GPIO0_01_ DMA_UART3_TX	P140	SER3_TX	SER3_TX	Asynchronous serial port data out
AR47	ALT2	M41_GPIO0_00_ DMA_UART3_RX	P141	SER3_RX	SER3_RX	Asynchronous serial port data in

2.1.17.1. UART Signals

Module pins for up to four asynchronous serial ports are defined. The ports are designated *SER0* – *SER3*. Ports *SER0* and *SER2* are 4 wire ports (2 data lines and 2 handshake lines). Ports *SER1* and *SER3* are 2 wire ports (data only).

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>SER[0:3]_TX</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Asynchronous serial port data out</i>
<i>SER[0:3]_RX</i>	<i>Input</i>	<i>CMOS 1.8V</i>	<i>Asynchronous serial port data in</i>
<i>SER[0]_RTS#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Request to Send handshake line for SER0</i>
<i>SER[0]_CTS#</i>	<i>Input</i>	<i>CMOS 1.8V</i>	<i>Clear to Send handshake line for SER0</i>
<i>SER[2]_RTS#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Request to Send handshake line for SER2</i>
<i>SER[2]_CTS#</i>	<i>Input</i>	<i>CMOS 1.8V</i>	<i>Clear to Send handshake line for SER2</i>

2.1.18. I₂C Interface

There is a minimum configuration of I₂C ports up to a maximum of 6 ports defined in the SMARC specification: *PM* (Power Management), *LCD* (Liquid Crystal Display), *GP* (General Purpose), *CAM0* (Camera 0), and *CAM1* (Camera 1) and *HDMI*. SMARC-iMX8 supports these six I₂C in fast mode (400 KHz operation). In addition to that, there are also dedicated i2c buses that are not exposed to golden finger connector for *PMIC*, *real-time clock*, *eDP* and *TPM2.0* chips.

All I₂C interfaces are implemented directly from NXP i.MX8 processor interfaces.




Figure 13 I₂C Interface Block Diagram

This will be summarized below.

I2C Port		Primary Purpose	Alternative Use	I/O Level	Voltage
<i>Golden Finger Connector</i>	<i>i.MX8QM CPU</i>				
<i>I2C_PM</i>	<i>I2C1</i>	<i>Power Management support</i>	<i>System configuration management</i>		<i>CMOS 1.8V</i>
<i>I2C_GP</i>	<i>I2C3</i>	<i>General purpose use</i>			<i>CMOS 1.8V</i>
<i>I2C_LCD</i>	<i>LVDS1_I2CO</i>	<i>LCD display support, to read LCD display EDID EEPROMs</i>	<i>General Purpose</i> <i>(for parallel and LVDS LCD,)</i>		<i>CMOS 1.8V</i>
<i>I2C_CAM0</i>	<i>MIPI_CSI0_I2CO</i>	<i>Serial camera 0</i>	<i>General Purpose</i>		<i>CMOS 1.8V</i>
<i>I2C_CAM1</i>	<i>MIPI_CSI1_I2CO</i>	<i>Serial camera 1</i>	<i>General Purpose</i>		<i>CMOS 1.8V</i>
<i>HDMI_CTRL</i>	<i>HDMI_TX0_DDC_SCL</i>	<i>HDMI Control</i>			<i>CMOS 1.8V</i>

Note:

1. The 2.2k pull-up resistors for *I2C_SCL* and *I2C_SDA* signals are on module.

The *I₂C* interface signals that are exposed on the *SMARC* golden finger edge connector as shown below:

NXP i.MX8QM CPU			<i>SMARC-iMX8 Edge Golden Finger</i>		Note
Ball	Mode	Pin Name	Pin#	Net Names	
<i>I₂C_PM</i>					
F28	ALT1	<i>USB_HSIC0_STROBE_DMA_I₂C1_SCL</i>	P121	<i>I₂C_PM_CK</i>	<i>Power management I₂C bus clock</i>
H26	ALT1	<i>USB_HSIC0_DATA_DMA_I₂C1_SDA</i>	P122	<i>I₂C_PM_DAT</i>	<i>Power management I₂C bus data</i>
<i>I₂C_GP</i>					
AL43	ALT1	<i>SIM0_PD_DMA_I₂C3_SCL</i>	S48	<i>I₂C_GP_CK</i>	<i>General purpose I₂C bus clock</i>
AT48	ALT1	<i>SIM0_POWER_EN</i> <i>DMA_I₂C3_SDA</i>	S49	<i>I₂C_GP_DAT</i>	<i>General purpose I₂C bus data</i>
<i>I₂C_LCD</i>					
BL35	ALTO	<i>LVDS1_I₂C0_SCL_LVDS1_I₂C0_SCL</i>	S5/ S139	<i>I₂C_LCD_CK</i>	<i>LCD display I₂C bus clock</i>
BE33	ATLO	<i>LVDS1_I₂C0_SDA_LVDS1_I₂C0_SDA</i>	S7/ S140	<i>I₂C_LCD_DAT</i>	<i>LCD display I₂C bus data</i>
<i>I₂C_CAM0</i>					
BH24	ALTO	<i>MIPI_CSIO_I₂C0_SCL_MIPI_CSIO_I₂C0_SCL</i>	S5	<i>I₂C_CAM0_CK</i>	<i>Camera 0 I₂C bus clock</i>
BN19	ALTO	<i>MIPI_CSIO_I₂C0_SDA_MIPI_CSIO_I₂C0_SDA</i>	S7	<i>I₂C_CAM0_DAT</i>	<i>Camera 0 I₂C bus data</i>
<i>I₂C_CAM1</i>					
BN17	ALTO	<i>MIPI_CS1_I₂C0_SCL_MIPI_CS1_I₂C0_SCL</i>	S1	<i>I₂C_CAM1_CK</i>	<i>Camera 1 I₂C bus clock</i>
BE15	ALTO	<i>MIPI_CS1_I₂C0_SDA_MIPI_CS1_I₂C0_SDA</i>	S2	<i>I₂C_CAM1_DAT</i>	<i>Camera 1 I₂C bus data</i>

<i>NXP i.MX8QM CPU</i>			<i>SMARC-iMX8 Edge Golden Finger</i>		<i>Note</i>
<i>Ball</i>	<i>Mode</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Net Names</i>	
<i>HDMI_CTRL</i>					
<i>BG1</i>	<i>N/A</i>	<i>HDMI_TX0_DDC_SCL</i>	<i>P105</i>	<i>HDMI_CTRL_CK</i>	<i>Camera 1 I2C bus clock</i>
<i>BN5</i>	<i>N/A</i>	<i>HDMI_TX0_DDC_SDA</i>	<i>P106</i>	<i>HDMI_CTRL_DAT</i>	<i>Camera 1 I2C bus data</i>

There are also i2c buses in *SMARC-iMX8 NOT* exposed on the *SMARC* golden finger edge connector as shown below

<i>NXP i.MX8QM CPU</i>			<i>SMARC-iMX8 Edge Golden Finger</i>		<i>Note</i>
<i>Ball</i>	<i>Mode</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>	
<i>For Module PMIC</i>					
AY46	ALTO	<i>PMIC_I2C_SCL_</i> <i>SCU_PMIC_I2C_SCL</i>			<i>Power management I2C bus clock</i>
BG51	ALTO	<i>PMIC_I2C_SDA_</i> <i>SCU_PMIC_I2C_SDA</i>			<i>Power management I2C bus data</i>
<i>For Module RTC Chip and TPM 2.0 chip</i>					
BN9	ALT1	<i>HDMI_TX0_TS_SCL_</i> <i>DMA_I2C0_SCL</i>			<i>I2C bus clock</i>
BN7	ALT1	<i>HDMI_TX0_TS_SCL_</i> <i>DMA_I2C0_SCL</i>			<i>I2C bus data</i>
<i>For MIPI_DSI1 to eDP0 Bridge Chip</i>					
BE27	ALTO	<i>MIPI_DSI1_I2C0_SCL_</i> <i>MIPI_DSI1_I2C0_SCL</i>			<i>eDP0 display I2C bus clock</i>
BG25	ATLO	<i>MIPI_DSI1_I2C0_SDA_</i> <i>MIPI_DSI1_I2C0_SDA</i>			<i>eDP0 display I2C bus data</i>
<i>For MIPI_DSI0 to eDP1 Bridge Chip</i>					
BE29	ALTO	<i>MIPI_DSI0_I2C0_SCL_</i> <i>MIPI_DSI0_I2C0_SCL</i>			<i>eDP1 display I2C bus clock</i>
BE31	ATLO	<i>MIPI_DSI0_I2C0_SDA_</i> <i>MIPI_DSI0_I2C0_SDA</i>			<i>eDP1 display I2C bus data</i>

Note:

All *I₂C* bus defined in SMARC 2.0 specification are operated at 1.8V. The slave devices and their address details are listed in the following table:

#	Device	Description	Address (7-bit)	Address (8-bit)		Notes
				Read	Write	
<i>I₂C_GP</i>						
1	<i>On Semiconductor CAT24C32</i>	<i>EEPROM</i>	0x50	0xA1	0xA0	<i>General purpose parameter EEPROM, Serial number, etc in PICMG EEEP format</i>

Note:

On-module *EEPROM* has been moved from *I₂C_PM* to *I₂C_GP* at SMARC 2.0 specification.

The slave devices and their address details on the i2c buses that are *NOT* exposed to the golden finger connector are listed in the following table:

#	Device	Description	Address (7-bit)	Address (8-bit)		Notes
				Read	Write	
<i>For Module PMIC</i>						
1	NXP <i>MC33PF8100EPES</i>	PMIC1	0x08	0x11	0x10	Power Management IC
2.	NXP <i>MC33PF8100EPES</i>	PMIC2	0x09	0x13	0x12	Power Management IC
<i>For Module RTC Chip and TPM 2.0 chip</i>						
1	Seiko S-35390A	RTC	0x30	0xA1	0xA0	Real-Time Clock
2	ST <i>ST33HTPH2E32AHC2</i>	TPM	0x2E	0x5D	0x5C	TPM 2.0
<i>For Module MIPI_DSI1 to eDP0 chip</i>						
1	TI <i>SN65DSI86ZQE</i>	MIPI DSI1 to eDP0	0x2C	0x59	0x58	MIPI_DSI1 to eDP0
<i>For Module MIPI_DSI0 to eDP1 chip</i>						
1	TI <i>SN65DSI86ZQE</i>	MIPI DSI0 to eDP1	0x2C	0x59	0x58	MIPI_DSI0 to eDP1

2.1.19. CAN Bus Interface

The FlexCAN module in *i.MX8QM* processor is a communication controller implementing the CAN protocol according to the ISO 11898-1 standard and CAN 2.0 B protocol specifications (CAN-FD). The Flexible Controller Area Network (FlexCAN) is a serial communications protocol which efficiently supports distributed real-time control with a high level of security. The *SMARC-iMX8* module supports two CAN-FD bus interfaces.

CAN-FD interface signals are exposed on the *SMARC* golden finger edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Note
Ball	Mode	Pin Name	Pin#	Net Names	
CANO BUS					
H6	ALTO	FLEXCAN0_TX_ DMA_FLEXCAN0_TX	P143	CANO_TX	CANO Transmit output
CAN1 BUS					
G7	ALTO	FLEXCAN1_TX_ DMA_FLEXCAN1_TX	P145	CAN1_TX	CAN1 Transmit output
E5	ALTO	FLEXCAN1_RX_ DMA_FLEXCAN1_RX	P146	CAN1_RX	CAN1 Receive input

A CAN transceiver on carrier is necessary to adapt the signals from *SMARC* golden finger edge connector, which is TTL levels, to the physical layer used. Because the CAN bus system is typically used to connect multiple systems and is often run over very long distances, both power supply and signal path must be electrically isolated to meet a certain isolation level. Users can refer the “**SMARC Carrier Board Hardware Design Guide**” or CAN transceiver application note such as TI SLLA270 for more details.

2.1.19.1. CAN0 BUS Signals

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>CAN0_TX</i>	<i>Output</i>	<i>CMOS VDDIO</i>	<i>CAN0 Transmit output</i>
<i>CAN0_RX</i>	<i>Input</i>	<i>CMOS VDDIO</i>	<i>CAN0 Receive input</i>

2.1.19.2. CAN1 BUS Signals

<i>Edge Golden Finder Signal Name</i>	<i>Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>CAN1_TX</i>	<i>Output</i>	<i>CMOS VDDIO</i>	<i>CAN1 Transmit output</i>
<i>CAN1_RX</i>	<i>Input</i>	<i>CMOS VDDIO</i>	<i>CAN1 Receive input</i>

2.1.20. GPIOs

The *SMARC-iMX8* module supports 12 GPIOs, as defined by the *SMARC* specification. Specific alternate functions are assigned to some *GPIOs* such as *PWM / Tachometer* capability, Camera support, CAN Error Signaling and HD Audio reset. All pins are capable of bi-directional operation. A default direction of operation is assigned, with half of them (*GPIO0 – GPIO5*) for use as outputs and the remainder (*GPIO6 – GPIO11*) as inputs by *SMARC* hardware specification.

GPIO signals are exposed on the SMARC golden finger edge connector as shown below:

NXP i.MX8QM CPU			SMARC-iMX8 Edge Golden Finger		Net Names	Note
Ball	Mode	Pin Name	Pin#	Pin Name		
GPIOs						
BM22	ALT3	<i>MIPI_CSIO_GPIO0_01__LSIO_GPIO1_IO28</i>	P108	GPIO0/CAM0_PWR#	GPIO0	<i>Camera 0 Power Enable, active low output</i>
BN13	ALT3	<i>MIPI_CS1_GPIO0_01__LSIO_GPIO1_IO31</i>	P109	GPIO1/CAM1_PWR#	GPIO1	<i>Camera 1 Power Enable, active low output</i>
BL23	ALT3	<i>MIPI_CSIO_GPIO0_00__LSIO_GPIO1_IO27</i>	P110	GPIO2/CAM0_RST#	GPIO2	<i>Camera 0 Reset, active low output</i>
BN15	ALT3	<i>MIPI_CS1_GPIO0_00__LSIO_GPIO1_IO30</i>	P111	GPIO3/CAM1_RST#	GPIO3	<i>Camera 1 Reset, active low output</i>
AY52	ALT3	<i>GPT0_CLK__LSIO_GPIO0_IO14</i>	P112	GPIO4/HDA_RST#	GPIO4	<i>HD Audio Reset, active low output</i>
AW53	ALT3	<i>GPT0_COMPARE__LSIO_GPIO0_IO16</i>	P113	GPIO5/PWM_OUT	GPIO5	<i>PWM output</i>
AV52	ALT3	<i>GPT0_CAPTURE__LSIO_GPIO0_IO15</i>	P114	GPIO6/TACHIN	GPIO6	<i>Tachometer input (used with the GPIO5 PWM)</i>
BA51	ALT3	<i>GPT1_COMPARE__LSIO_GPIO0_IO19</i>	P115	GPIO7	GPIO7	
AY50	ALT3	<i>GPT1_CAPTURE__LSIO_GPIO0_IO18</i>	P116	GPIO8	GPIO8	
BA53	ALT3	<i>GPT1_CLK__LSIO_GPIO0_IO17</i>	P117	GPIO9	GPIO9	
E7	ALT3	<i>FLEXCAN2_TX__LSIO_GPIO4_IO02</i>	P118	GPIO10	GPIO10	
C3	ALT3	<i>FLEXCAN2_RX__LSIO_GPIO4_IO01</i>	P118	GPIO11	GPIO11	

2.1.20.1. GPIO Signals

Twelve Module pins are allocated for *GPIO* (general purpose input / output) use. All pins are capable of bi-directional operation. By SMARC specification, *GPIO0 – GPIO5* are recommended for use as outputs and the remainder (*GPIO6 – GPIO11*) as inputs.

At Module power-up, the state of the *GPIO* pins may not be defined, and may briefly be configured in the “wrong” state, before boot loader code corrects them. Carrier designers should be aware of this and plan accordingly. All *GPIO* pins are capable of generating interrupts. The interrupt characteristics (edge or level sensitivity, polarity) are generally configurable in the *i.MX8QM* register set.

<i>Edge Golden Finder Signal Name</i>	<i>Preferred Direction</i>	<i>Type Tolerance</i>	<i>Description</i>
<i>GPIO0/CAM0_PWR#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Camera 0 Power Enable, active low output</i>
<i>GPIO1/CAM1_PWR#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Camera 1 Power Enable, active low output</i>
<i>GPIO2/CAM0_RST#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Camera 0 Reset, active low output</i>
<i>GPIO3/CAM1_RST#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>Camera 1 Reset, active low output</i>
<i>GPIO4/HDA_RST#</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>HD Audio Reset, active low output</i>
<i>GPIO5/PWM_OUT</i>	<i>Output</i>	<i>CMOS 1.8V</i>	<i>PWM output</i>
<i>GPIO6/TACHIN</i>	<i>Input</i>	<i>CMOS 1.8V</i>	<i>Tachometer input (used with the GPIO5 PWM)</i>
<i>GPIO7/PCAM_FLD</i>	<i>Input</i>	<i>CMOS 1.8V</i>	
<i>GPIO8/CAN0_ERR#</i>	<i>Input</i>	<i>CMOS 1.8V</i>	
<i>GPIO9/CAN1_ERR#</i>	<i>Input</i>	<i>CMOS 1.8V</i>	
<i>GPIO10</i>	<i>Input</i>	<i>CMOS 1.8V</i>	
<i>GPIO11</i>	<i>Input</i>	<i>CMOS 1.8V</i>	

2.1.21 Watchdog Timer Interface

i.MX8QM features an internal *WDT*. Embedian's Linux kernel enables the internal *i.MX8QM WDT* and makes this functionality available to users through the standard Linux Watchdog API.

A description of the API is available following the link below:

<http://www.kernel.org/doc/Documentation/watchdog/watchdog-api.txt>

WDT signals are exposed on the *SMARC* golden finger edge connector as shown below:

<i>NXP i.MX8QM CPU</i>			<i>SMARC-iMX8 Edge Golden Finger</i>		<i>Net Names</i>	<i>Note</i>
<i>Ball</i>	<i>Mode</i>	<i>Pin Name</i>	<i>Pin#</i>	<i>Pin Name</i>		
Watchdog Timer						
BC9	ALT3	<i>SPDIFO_TX__LSIO_GPIO2_IO15</i>	S145	<i>WDT_TIME_OUT#</i>	<i>WDT_TIME_OUT#</i>	<i>Watchdog-Timer Output</i>

2.1.22 JTAG

The following figure shows the *SMARC-iMX8* JTAG connectors location and pin out.




Figure 14 JTAG Connector Location and Pinout

JTAG functions for CPU debug and test are implemented on separate small form factor connector (CN3: *JST SM10B-SRSS-TB*, 1mm pitch R/A SMD Header). The JTAG pins are used to allow test equipment and circuit emulators to have access to the Module CPU. The pin-outs shown below are used:

NXP i.MX8QM CPU		JTAG(Connector: JST SM10B-SRSS-TB, 1mm pitch R/A SMD Header)		Type	Note
Ball	Mode	Pin Name	Pin#	Pin Name	
JTAG					
			1	VDD_33A	Power <i>JTAG I/O Voltage (sourced by Module)</i>
BE53	ALTO	JTAG_TRST_B	2	nTRST	I <i>JTAG Reset, active low</i>
BA49	ALTO	JTAG_TMS	3	TMS	I <i>JTAG mode select</i>
BD52	ALTO	JTAG_TDO	4	TDO	O <i>JTAG data out</i>
BE51	ALTO	JTAG_TDI	5	TDI	I <i>JTAG data in</i>
BC51	ALTO	JTAG_TCK	6	TCK	I <i>JTAG clock</i>
			7	RTCK	I <i>JTAG return clock</i>
			8	GND	Ground <i>Ground</i>
			9	MFG_Mode#	I <i>Pulled low to allow in-circuit SPI ROM update</i>
			10	GND	Ground <i>Ground</i>

2.1.23 Boot ID EEPROM

The SMARC-iMX8 module includes an I2C serial *EEPROM* available on the *I2C_GP* bus. An On Semiconductor 24C32 or equivalent *EEPROM* is used in the module. The device operates at 1.8V. The Module serial *EEPROM* is placed at I2C slave addresses *A2 A1 A0* set to 0 (I2C slave address 50 hex, 7 bit address format or *A0 / A1* hex, 8 bit format) (for I2C *EEPROMs*, address bits *A6 A5 A4 A3* are set to binary 0101 convention).

The module serial *EEPROM* is intended to retain module parameter information, including serial number. The module serial *EEPROM* data structure conforms to the *PICMG® EEEP* Embedded *EEPROM* Specification.

Note:

The *EEPROM ID* memory layout is now follow the mainline and as follows.

Name	Size (Bytes)	Contents
Header	4	MSB 0xEE3355AA LSB
Board Name	8	<p><i>Name for Board in ASCII</i></p> <p><i>"SMC8MQ8G" = Embedian SMARC-iMX8 Computer on Module with QuadMax Core and 8GB LPDDR4 Configuration</i></p> <p><i>"SMC8MQ4G" = Embedian SMARC-iMX8 Computer on Module with QuadMax Core and 4GB LPDDR4 Configuration</i></p> <p><i>"SMC8MP8G" = Embedian SMARC-iMX8 Computer on Module with QuadPlus Core and 8GB LPDDR4 Configuration</i></p> <p><i>"SMC8MP4G" = Embedian SMARC-iMX8 Computer on Module with QuadPlus Core and 4GB LPDDR4 Configuration</i></p>
Version	4	<i>Hardware version code for version in ASCII "00A0" = rev. A0</i>
Serial Number	12	<p><i>Serial number of the board. This is a 12 character string which is: WWYYM8QMnnnn</i></p> <p><i>Where: WW = 2 digit week of the year of production</i></p> <p><i>YY = 2 digit year of production</i></p> <p><i>M8 = Module iMX8</i></p> <p><i>QM/QP= QuadMax or QuadPlus Core</i></p> <p><i>nnnn = incrementing board number</i></p>

Name	Size (Bytes)	Contents
Configuration Option	32	<i>Codes to show the configuration setup on this board. These 32 bytes are reserved by default.</i>
MAC Address	6	<i>Ethernet MAC Address (10:0D:32:XX:XX:XX)</i>
MAC Address	6	<i>Ethernet MAC Address for 2nd LAN (10:0D:32:XX:XX:XX)</i>
Available	32720	<i>Available space for other non-volatile codes/data</i>

2.2 SMARC-iMX8 Debug

2.2.1. Serial Port Debug

SMARC module has 4 serial output ports, *SER0*, *SER1*, *SER2* and *SER3*. Out of these 4 serial ports, *SER3* is set as the serial debug port use for *i.MX8QM* from Embedian. Users can change to any port they want to from *u-boot* defconfig file. *SER3* is exposed (along with all other serial ports available on the module) in the SMARC-iMX8 Evaluation Carrier. The default baud rate setting is *115,200 8N1*.

SER3 pin out of the SMARC-iMX8 is shown below:

NXP i.MX8QM CPU		SMARC-iMX8 Edge Golden Finger		Net Names	Notes
mode	Pin Name	Pin#	Pin Name		
<i>SER3 (Debugging Port)</i>					
ALT2	<i>M41_GPIO0_01_DMA_UART3_TX</i>	P140	<i>SER3_TX</i>	<i>SER3_TX</i>	Asynchronous serial port data out
ALT2	<i>M41_GPIO0_00_DMA_UART3_RX</i>	P141	<i>SER3_RX</i>	<i>SER3_RX</i>	Asynchronous serial port data in

2.3 Mechanical Specifications

2.3.1. Module Dimensions

The SMARC-iMX8 complies with SMARC Hardware Specification in an 82mm x 50 mm form factor.

2.3.2. Height on Top

2.9mm maximum (without PCB) complied with SMARC specification defines as 3mm as the maximum.

2.3.3. Height on Bottom

0.9mm maximum (without PCB) complied with SMARC specification defines as 1.3mm as the maximum.

2.3.4. Mechanical Drawings

The mechanical information is shown in Figure 15: SMARC-iMX8 Mechanical Drawings (Top View) and Figure 16: SMARC-iMX8 Mechanical Drawings (Bottom View))




Figure 15 SMARC-iMX8 Mechanical Drawings (Top View)




Figure 16 SMARC-iMX8 Mechanical Drawings (Bottom View)

The figure on the following page details the 82mm x 50mm Module mechanical attributes, including the pin numbering and edge finger pattern.




Figure 17 SMARC-iMX8 Module Mechanical Outline

Top side major component (IC and Connector) information is shown in Figure 18: SMARC-iMX8 Top side components.




Figure 18 SMARC-iMX8 Top Side Components

Bottom side major component (IC and Connector) information is shown in Figure 19: SMARC-iMX8 Bottom side components.




Figure 19 SMARC-iMX8 Bottom Side Components

SMARC-iMX8 height information from Carrier board Top side to tallest Module component is shown in Figure 20: SMARC-iMX8 Minimum “Z” Height:




Figure 20 SMARC-iMX8 Minimum “Z” Height

The SMARC connector board-to-board stack heights that are available may result in the use of non-standard spacer lengths. The board-to-board stack heights available include 1.5mm, 2.7mm and 5mm. Of these three, only the spacer for the 5mm stack would likely be a standard length.

When a 1.5mm stack height Carrier board connector is used, there shall not be components on the Carrier board Top side in the Module region. Additionally, when 1.5mm stack height connectors are used, there should not be PCB traces on the Carrier top side in the Module shadow. This is to prevent possible problems with metallic Module heat sink attachment hardware that may protrude through the Module.

If Carrier board components are required in this region, then the Carrier components must be on the Carrier Bottom side, or a taller Module-to-Carrier connector may be used. Stack heights of 2.7mm, 3mm, 5mm and up are available.

2.3.5. Carrier Board Connector PCB Footprint




Figure 21 Carrier Board Connector PCB Footprint

Note:

The hole diameter for the 4 holes (82mm x 50mm Module) or 7 holes (82mm x 80mm Module) depends on the spacer hardware selection. See the section below for more information on this.

2.3.6. Module Assembly Hardware

The SMARC-iMX8 module is attached to the carrier with four M2.5 screws. A 4mm length screw is usually used. The attachment holes are located on the corners of the module. Attachment holes have a 6mm diameter pad, 2.7 mm dia drill hole as shown Figure 15: *SMARC-iMX8 Mechanical Drawings* (Top View)

2.3.7. Carrier Board Standoffs




Figure 22 Screw Fixation

Standoffs secured to the Carrier board are expected. The standoffs are to be used with M2.5 hardware. Most implementations will use Carrier board standoffs that have M2.5 threads (as opposed to clearance holes). A short M2.5 screw and washer, inserted from the Module top side, secures the Module to the Carrier board threaded standoff.

The SMARC connector board-to-board stack heights that are available may result in the use of non-standard spacer lengths. The board-to-board stack heights available include 1.5mm, 2.7mm and 5mm. Of these three, only the

spacer for the 5mm stack would likely be a standard length.

Penn Engineering and Manufacturing (PEM) (www.pemnet.com) makes surface mount spacers with M2.5 internal threads. The product line is called SMTSO ("surface mount technology stand offs"). The shortest standard length offered is 2mm. A custom part with 1.5mm standoff length, M2.5 internal thread, and 5.56mm standoff OD is available from PEM. The Carrier PCB requires a 4.22mm hole and 6.2mm pad to accept these parts.

Other vendors such as RAF Electronic Hardware (www.rafhewe.com) offer M2.5 compatible swaged standoffs. Swaged standoffs require the use of a press and anvil at the CM. Their use is common in the industry. The standoff OD and Carrier PCB hole size requirements are different from the PEM SMTSO standoffs described above.

2.3.8. Carrier Connector




Figure 23 MXM3 Carrier Connector

The Carrier board connector is a 314 pin 0.5mm pitch right angle part designed for use with 1.2mm thick mating PCBs with the appropriate edge finger pattern. The connector is commonly used for MXM3 graphics cards. The *SMARC* Module uses the connector in a way quite different from the *MXM3* usage.

<i>Vender</i>	<i>Vendor P/N</i>	<i>Stack Height</i>	<i>Body Height</i>	<i>Contact Plating</i>	<i>Pin Style</i>	<i>Body Color</i>
Foxconn	AS0B821-S43B - *H	1.5mm	4.3mm	Flash	Std	<i>Black</i>
Foxconn	AS0B821-S43N - *H	1.5mm	4.3mm	Flash	Std	<i>Ivory</i>
Foxconn	AS0B826-S43B - *H	1.5mm	4.3mm	10 u-in	Std	<i>Black</i>
Foxconn	AS0B826-S43N - *H	1.5mm	4.3mm	10 u-in	Std	<i>Ivory</i>
Lotes	AAA-MXM-008-P04_A	1.5mm	4.3mm	Flash	Std	<i>Tan</i>
Lotes	AAA-MXM-008-P03	1.5mm	4.3mm	15 u-in	Std	
Speedtech	B35P101-02111-H	1.56mm	4.0mm	Flash	Std	<i>Black</i>
Speedtech	B35P101-02011-H	1.56mm	4.0mm	Flash	Std	<i>Tan</i>
Speedtech	B35P101-02112-H	1.56mm	4.0mm	10 u-in	Std	<i>Black</i>
Speedtech	B35P101-02012-H	1.56mm	4.0mm	10 u-in	Std	<i>Tan</i>
Speedtech	B35P101-02113-H	1.56mm	4.0mm	15 u-in	Std	<i>Black</i>
Speedtech	B35P101-02013-H	1.56mm	4.0mm	15 u-in	Std	<i>Tan</i>
Aces	91781-314 2 8-001	2.7mm	5.2mm	3 u-in	Std	<i>Black</i>

<i>Vendor</i>	<i>Vendor P/N</i>	<i>Stack Height</i>	<i>Body Height</i>	<i>Contact Plating</i>	<i>Pin Style</i>	<i>Body Color</i>
<i>Foxconn</i>	<i>AS0B821-S55B - *H</i>	<i>2.7mm</i>	<i>5.5mm</i>	<i>Flash</i>	<i>Std</i>	<i>Black</i>
<i>Foxconn</i>	<i>AS0B821-S55N - *H</i>	<i>2.7mm</i>	<i>5.5mm</i>	<i>Flash</i>	<i>Std</i>	<i>Ivory</i>
<i>Foxconn</i>	<i>AS0B826-S55B - *H</i>	<i>2.7mm</i>	<i>5.5mm</i>	<i>10 u-in</i>	<i>Std</i>	<i>Black</i>
<i>Foxconn</i>	<i>AS0B826-S55N - *H</i>	<i>2.7mm</i>	<i>5.5mm</i>	<i>10 u-in</i>	<i>Std</i>	<i>Ivory</i>
<i> </i>						
<i>Speedtech</i>	<i>B35P101-02121-H</i>	<i>2.76mm</i>	<i>5.2mm</i>	<i>Flash</i>	<i>Std</i>	<i>Black</i>
<i>Speedtech</i>	<i>B35P101-02021-H</i>	<i>2.76mm</i>	<i>5.2mm</i>	<i>Flash</i>	<i>Std</i>	<i>Tan</i>
<i>Speedtech</i>	<i>B35P101-02122-H</i>	<i>2.76mm</i>	<i>5.2mm</i>	<i>10 u-in</i>	<i>Std</i>	<i>Black</i>
<i>Speedtech</i>	<i>B35P101-02022-H</i>	<i>2.76mm</i>	<i>5.2mm</i>	<i>10 u-in</i>	<i>Std</i>	<i>Tan</i>
<i>Speedtech</i>	<i>B35P101-02123-H</i>	<i>2.76mm</i>	<i>5.2mm</i>	<i>15 u-in</i>	<i>Std</i>	<i>Black</i>
<i>Speedtech</i>	<i>B35P101-02023-H</i>	<i>2.76mm</i>	<i>5.2mm</i>	<i>15 u-in</i>	<i>Std</i>	<i>Tan</i>
<i> </i>						
<i>Foxconn</i>	<i>AS0B821-S78B - *H</i>	<i>5.0mm</i>	<i>7.8</i>	<i>Flash</i>	<i>Std</i>	<i>Black</i>
<i>Foxconn</i>	<i>AS0B821-S78N - *H</i>	<i>5.0mm</i>	<i>7.8</i>	<i>Flash</i>	<i>Std</i>	<i>Ivory</i>
<i>Foxconn</i>	<i>AS0B826-S78B - *H</i>	<i>5.0mm</i>	<i>7.8</i>	<i>10 u-in</i>	<i>Std</i>	<i>Black</i>
<i>Foxconn</i>	<i>AS0B826-S78N - *H</i>	<i>5.0mm</i>	<i>7.8</i>	<i>10 u-in</i>	<i>Std</i>	<i>Ivory</i>
<i>Yamaichi</i> ⁽¹⁾	<i>CN113-314-2001</i>	<i>5.0mm</i>	<i>7.8</i>	<i>0.3 u-meter</i>	<i>Std</i>	<i>Black</i>

Other, taller stack heights may be available from these and other vendors.
 Stack heights as tall as 11mm are shown on the Aces web site.

Note:

1. *Yamaichi CN113-314-2001* is automotive grade.
2. The vendor drawings for the connectors listed above show a PCB footprint pattern for use with an MXM3 graphics card. This footprint, and the associated pin numbering, is not suitable for *SMARC* use. The MXM3 standard gangs large groups of pins together to provide ~80W capable power paths needed for X86 graphics cards. The *SMARC* module “ungangs” these pins to allow more signal pins. Footprint and pin numbering information for application of this 314 pin connector to *SMARC* is given in the sections below.

2.3.9. Module Cooling Solution—Heat Spreader

A standard heat-spreader plate for use with the *SMARC* 82mm x 50mm form factor is described below. A standard heat spreader plate definition allows the customer to use a Module from multiple vendors.

The heat spreader plate is sized at 82mm x 42mm x 3mm, and sits 3mm above the *SMARC* Module. The heat spreader plate ‘Y’ dimension is deliberately set at 42mm and not 50mm, to allow the plate to clear the *SMARC* MXM3 connector. The plate is shown in the figures below.





Figure 24 Heat Spreader

The internal square in the figure above is a thermally conductive and mechanically compliant Thermal Interface Material (or “TIM”). The exact X-Y position and Z thickness details of the TIM vary from design to design.

The two holes immediately adjacent to the TIM serve to secure the PCB in the SOC area and compress the TIM.

The four interior holes that are further from the center allow a heat sink to be attached to the heat spreader plate, or they can be used to secure the heat spreader plate to a chassis wall that serves as a heat sink.

Dimensions and further details may be found in the following figure.



Dimensions in the figure above are in millimeters. “TIM” stands for “Thermal Interface Material”. The TIM takes up the small gap between the SOC top and the Module - facing side of the heat spreader.

Hole Reference	Description	Size
A	<p><i>SMARC Module corner mounting holes Spacing determined by SMARC specification for 82mm x 50mm Modules.</i></p> <p><i>Typically these holes have 3mm length press fit or swaged clearance standoffs on the Module side.</i></p> <p><i>These holes are typically countersunk on the far side of the plate, to allow the heat spreader plate to be flush with a secondary heat sink.</i></p>	<p><i>Hole size depends on standoffs used. Standoff diameter must be compatible with SMARC Module mounting hole pad and hole size (6.0mm pads, 2.7mm holes on the Module). The holes and standoffs are for use with M2.5 screw hardware.</i></p> <p><i>The far side of these holes are counter-sunk to allow the attachment screw to be flush with the far side heat spreader surface.</i></p>
B	<i>Not Defined</i>	
C	<i>Fixed location holes to allow the attachment of a heat sink to the heat spreader, or to allow the heat spreader to be secured to a chassis wall that can serve as a heat sink.</i>	<i>M3 threaded holes</i>

2.4 Electrical Specifications

2.4.1. Supply Voltage

The *SMARC-iMX8* module operates over an input voltage range of 3.0V to 5.25V. Power is provided from the carrier through 10 power pins as defined by the *SMARC* specification.

Caution! A single 5V or 3.3V DC input is recommended.

2.4.2. RTC/Backup Voltage

3.0V RTC backup power is provided through the VDD_RTC pin from the carrier board. This connection provides back up power to the module PMIC. The RTC is powered via the primary system 3.3V supply during normal operation and via the VBAT power input, if it is present, during power-off.

2.4.3. No Separate Standby Voltage

The *SMARC-iMX8* does not have a standby power rail. Standby operation is powered through the main supply voltage rail, as defined in the *SMARC* specification.

2.4.4. Module I/O Voltage

The *SMARC-iMX8* module supports 1.8V (*SMARC* v2.0 compliant) level I/O voltage depending on the part number that users selected.

2.4.5. MTBF

The *SMARC-iMX8 System MTBF* (hours) : >100,000 hours

The above *MTBF* (Mean Time Between Failure) values were calculated using a combination of manufacturer's test data, if the data was available, and a Bellcore calculation for the remaining parts. The Bellcore calculation used is "Method 1 Case 1". In that particular method the components are assumed to be operating at a 50 % stress level in a 40° C ambient environment and the system is assumed to have not been burned in. Manufacturer's data has been used wherever possible. The manufacturer's data, when used, is specified at 50°C, so in that sense the following results are slightly conservative. The MTBF values shown below are for a 40°C in an office or telecommunications environment. Higher temperatures and other environmental stresses (extreme altitude, vibration, salt water exposure, etc.) lower MTBF values.

2.4.6. Power Consumption

The power consumption values listed in this document were measured under a controlled environment. The hardware used for testing includes an *SMARC-iMX8* module, carrier board is *EVK-STD-CARRIER-S20* with 7-inch LVDS display, SD card and USB keyboard. The carrier board was powered externally by a power supply unit so that it does not influence the power consumption value that is measured for the module. The USB keyboard was detached once the module was configured within the OS. All recorded values were averaged over a 30 second time period. The modules were cooled by the heatspreader specific to the module variants.

Each module was measured while running Yocto Sumo. To measure the worst case power consumption, the cooling solution was removed and the CPU core temperature was allowed to run between 95° and 100°C at 100% workload. The peak current value was then recorded. This value should be taken into consideration when designing the system's power supply to ensure that the power supply is sufficient during worst case scenarios.

Power consumption values were recorded during the following stages:

Yocto Sumo

- Desktop Idle
- 100% CPU workload
- 100% CPU workload at approximately 100°C peak power consumption

Note: With the linux stress tool, we stressed the CPU to maximum frequency.

The table below provides additional information about the different variants offered by the *SMARC-iMX8*.

<i>SMARC Part Number</i>	<i>Desktop Idle</i>	<i>100% workload</i>	<i>Max. power consumption (Amp/Watts)</i>
<i>SMARC-iMX8-5-QM-8G</i>	<i>TBD</i>	<i>TBD</i>	<i>TBD</i>
<i>SMARC-iMX8-5-QP-4G</i>	<i>TBD</i>	<i>TBD</i>	<i>TBD</i>

2.5 Environmental Specifications

2.5.1. Operating Temperature

The *SMARC-iMX8* module operates from -40°C to 85°C air temperature, with a passive heat sink arrangement.

2.5.2. Humidity

Operating: 10% to 90% RH (non-condensing).

Non-operating: 5% to 95% RH (non-condensing).

2.5.3. ROHS/REACH Compliance

The *SMARC-iMX8* module is compliant to the *2002/95/EC RoHS* directive and *REACH* directive.

Chapter

3

Connector PinOut

This Chapter gives detail pinout of *SMARC-iMX8* golden finger edge connector.

Section include :

- *SMARC-iMX8* Connector Pin Mapping

Chapter 3 Connector Pinout

The Module pins are designated as P1 – P156 on the Module Primary (Top) side, and S1 – S158 on the Module Secondary (Bottom) side. There are total of 314 pins on the Module. The connector is sometimes identified as a 321 pin connector, but 7 pins are lost to the key (4 on the primary side and 3 on secondary side).

The Secondary (Bottom) side faces the Carrier board when a normal or standard Carrier connector is used.

The *SMARC-iMX8* module pins are deliberately numbered as P1 – P156 and S1 – S158 for clarity and to differentiate the *SMARC* Module from MXM3 graphics modules, which use the same connector but use the pins for very different functions. MXM3 cards and MXM3 baseboard connectors use different pin numbering scheme.

3.1 *SMARC-iMX8* Connector Pin Mapping




Figure 25 *SMARC-iMX8* edge finger primary pins




Figure 26 SMARC-iMX8 edge finger secondary pins

The next tables describe each pin, its properties, and its use on the module and development board.

The “*SMARC Edge Finger*” column shows the connection of the signals defined in the *SMARC* specification. The “*NXP i.MX8QM CPU*” column shows the connection of the CPU signals on the module. The format of this column is “*Ball/Mode/Signal Name*” where “*Signal Name*” is the chip where the signals are connected, and “*Ball*” is the name of the pad where the signals are connected as they are defined in the *i.MX8QM* processor datasheet.

Pinout Legend

I	<i>Input</i>
O	<i>Output</i>
I/O	<i>Input or output</i>
P	<i>Power</i>
AI	<i>Analogue input</i>
AO	<i>Analogue output</i>
AIO	<i>Analogue Input or analogue output</i>
OD	<i>Open Drain Signal</i>
#	<i>Low level active signal</i>

SMARC Edge Finger		NXP i.MX8QM CPU			Type	Description
Pin#	Pin Name	Ball	Mode	Signal Name		
P1	SMB_ALERT_1V8#					
P2	GND				P	Ground
P3	CSI1_CK+	BJ17		MIPI_CSI1_CLK_P	I	CSI1 differential clock inputs
P4	CSI1_CK-	BH16		MIPI_CSI1_CLK_N	I	CSI1 differential clock inputs
P5	GBE1_SDP	BN35	ALT3	LVDS1_I2C1_SDA__ LSIO_GPIO1_IO15		IEEE 1588 Trigger Signal.
P6	GBE0_SDP	BD32	ALT3	LVDS1_I2C1_SCL__ LSIO_GPIO1_IO14		IEEE 1588 Trigger Signal.
P7	CSI1_RX0+	BJ19		MIPI_CSI1_DATA0_P	I	CSI1 differential data inputs 0 (positive)
P8	CSI1_RX0-	BH18		MIPI_CSI1_DATA0_N	I	CSI1 differential data input 0 (negative)
P9	GND				P	Ground
P10	CSI1_RX1+	BJ15		MIPI_CSI1_DATA1_P	I	CSI1 differential data input 1 (positive)
P11	CSI1_RX1-	BH14		MIPI_CSI1_DATA1_N	I	CSI1 differential data inputs 1 (negative)
P12	GND				P	Ground
P13	CSI1_RX2+	BJ21		MIPI_CSI1_DATA2_P		CSI1 differential data inputs 2 (positive)
P14	CSI1_RX2-	BH20		MIPI_CSI1_DATA2_N		CSI1 differential data inputs 2 (negative)
P15	GND				P	Ground

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
P16	<i>CSI1_RX3+</i>	BJ13		<i>MIPI_CSI1_DATA3_P</i>	<i>CSI1 differential data inputs 3 (positive)</i>
P17	<i>CSI1_RX3-</i>	BH12		<i>MIPI_CSI1_DATA3_N</i>	<i>CSI1 differential data inputs 3 (negative)</i>
P18	<i>GND</i>			P	<i>Ground</i>
P19	<i>GbE0_MDI3-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 3</i>
P20	<i>GbE0_MDI3+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 3</i>
P21	<i>GbE0_LINK100#</i>			O OD	<i>Link Speed Indication LED for 100Mbps Could be able to sink 24mA or more Carrier LED current</i>
P22	<i>GbE0_LINK1000#</i>			O OD	<i>Link Speed Indication LED for 1000Mbps Could be able to sink 24mA or more Carrier LED current</i>
P23	<i>GbE0_MDI2-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 2</i>
P24	<i>GbE0_MDI2+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 2</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>	
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P25	<i>GbE0_LINK_ACT#</i>			O OD	<i>Link / Activity Indication LED</i> <i>Driven low on Link (10, 100 or 1000 mbps)</i> <i>Blinks on Activity</i> <i>Could be able to sink 24mA or more Carrier LED current</i>	
P26	<i>GbE0_MDI1-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 1</i>	
P27	<i>GbE0_MDI1+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 1</i>	
P28	<i>GbE0_CTREF</i>			O	<i>Qualcomm AR8035 Center tap reference voltage for GBE Carrier board Ethernet magnetic</i>	
P29	<i>GbE0_MDI0-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 0</i>	
P30	<i>GbE0_MDI0+</i>			AIO	<i>Qualcomm AR8035: Differential Transmit/Receive Positive Channel 0</i>	
<i>NXP i.MX8QM CPU</i>				<i>Type</i>	<i>Description</i>	
<i>SMARC Edge Finger</i>						
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P31	<i>SPI0_CS1#</i>	AP6	ALT3	<i>ADC_IN7_</i> <i>LSIO_GPIO3_IO25</i>	O O	<i>SPI0 Master Chip Select 1 output.</i>

<i>P32</i>	<i>GND</i>				<i>P</i>	<i>Ground</i>
<i>P33</i>	<i>SDIO_WP</i>	<i>F42</i>	<i>ALT3</i>	<i>USDHC1_DATA6__LSIO_GPIO5_IO21</i>	<i>I</i>	<i>Write Protect</i>
<i>P34</i>	<i>SDIO_CMD</i>	<i>G41</i>	<i>ALT0</i>	<i>USDHC1_CMD__CONN_USDHC1_CMD</i>	<i>IO</i>	<i>Command Line</i>
<i>P35</i>	<i>SDIO_CD#</i>	<i>H42</i>	<i>ALT3</i>	<i>USDHC1_DATA7__LSIO_GPIO5_IO22</i>	<i>I</i>	<i>Card Detect</i>
<i>P36</i>	<i>SDIO_CLK</i>	<i>J39</i>	<i>ALT0</i>	<i>USDHC1_CLK__CONN_USDHC1_CLK</i>	<i>O</i>	<i>Clock</i>
<i>P37</i>	<i>SDIO_PWR_EN</i>	<i>A5</i>	<i>ALT3</i>	<i>USDHC1_RESET_B__LSIO_GPIO4_IO07</i>	<i>O</i>	<i>SD card power enable</i>
<i>P38</i>	<i>GND</i>				<i>P</i>	<i>Ground</i>
<i>P39</i>	<i>SDIO_D0</i>	<i>E37</i>	<i>ALT0</i>	<i>USDHC1_DATA0__CONN_USDHC1_DATA0</i>	<i>IO</i>	<i>Data path</i>
<i>P40</i>	<i>SDIO_D1</i>	<i>F38</i>	<i>ALT0</i>	<i>USDHC1_DATA1__CONN_USDHC1_DATA1</i>	<i>IO</i>	<i>Data path</i>
<i>P41</i>	<i>SDIO_D2</i>	<i>E39</i>	<i>ALT0</i>	<i>SD2_DATA2__SD2_USDHC2_DATA2</i>	<i>IO</i>	<i>Data path</i>
<i>P42</i>	<i>SDIO_D3</i>	<i>F40</i>	<i>ALT0</i>	<i>SD2_DATA3__SD2_USDHC2_DATA3</i>	<i>IO</i>	<i>Data path</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P43	SPI0_CS0#	AL9	ALT3	ADC_IN6_ LSIO_GPIO3_IO24	O	SPI0 Master Chip Select 0 output,
P44	SPI0_CK	AR9	ALT1	ADC_IN3_ DMA_SPI1_SCK	O	SPI0 Master Clock output
P45	SPI0_DIN	AR7	ALT1	ADC_IN5_ DMA_SPI1_SDI	I	SPI0 Master Data input (input to CPU, output from SPI device)
P46	SPI0_DO	AN9	ALT1	ADC_IN4_ DMA_SPI1_SDO	O	SPI0 Master Data output (output from CPU, input to SPI device)
P47	GND				P	Ground
P48	SATA_TX+	B16		PCIE_SATA0_RX0_P		Differential SATA 0 transmit data Pair+
P49	SATA_TX-	C17		PCIE_SATA0_RX0_N		Differential SATA 0 transmit data Pair-
P50	GND				P	Ground
P51	SATA_RX+	A19		PCIE_SATA0_RX0_P		Differential SATA 0 transmit data+
P52	SATA_RX-	B20		PCIE_SATA0_RX0_N		Differential SATA 0 transmit data-
P53	GND				P	Ground

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P54	<i>ESPI_CS0#/SPI1_CS0#</i>	BG5	ALT3	<i>SPI3_CS0_LSIO_GPIO2_IO20</i>	O	<i>SPI1 Master Chip Select 0 output</i>
P55	<i>ESPI_CS1#/SPI1_CS1#</i>	BD8	ALT3	<i>SPI3_CS1_LSIO_GPIO2_IO21</i>	O	<i>SPI1 Master Chip Select 1 output</i>
P56	<i>ESPI_CK/SPI1_CK</i>	BF6	ALTO	<i>SPI3_SCK_DMA_SPI3_SCK</i>	O	<i>SPI1 Master Clock output</i>
P57	<i>ESPI_IO_1/SPI1_DIN</i>	BE5	ALTO	<i>SPI3_SD1_DMA_SPI3_SD1</i>	I	<i>SPI1 Master Data input (input to CPU, output from SPI device)</i>
P58	<i>ESPI_IO_0/SPI1_DO</i>	BF2	ALTO	<i>SPI3_SDO_DMA_SPI3_SD</i>	O	<i>SPI1 Master Data output (output from CPU, input to SPI device)</i>
P59	<i>GND</i>				P	<i>Ground</i>
P60	<i>USB0+</i>	B40		<i>USB_OTG1_DP</i>	AIO	<i>Differential USB0 data</i>
P61	<i>USB0-</i>	C39		<i>USB_OTG1_DN</i>	AIO	<i>Differential USB0 data</i>
P62	<i>USB0_EN_OC#</i>	J9	ALT3	<i>USB_SS3_TCO_LSIO_GPIO4_IO03</i>	IO OD	<p><i>Pulled low by Module OD driver to disable USB0 power.</i></p> <p><i>Pulled low by Carrier OD driver to indicate over-current situation</i></p> <p><i>If this signal is used, a pull-up is required on the Carrier</i></p>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
P63	<i>USBO_VBUS_DET</i>	A39		<i>USB_OTG1_VBUS</i>	I <i>USB host power detection, when this port is used as a device</i>
P64	<i>USBO_OTG_ID</i>	A37		<i>USB_OTG1_ID</i>	I <i>USB OTG ID input, active high</i>
P65	<i>USB1+</i>				IO <i>Differential USB1 data pair (from USB2514 port 3)</i>
P66	<i>USB1-</i>				IO <i>Differential USB1 data pair (from USB2514 port 3)</i>
P67	<i>USB1_EN_OC#</i>	<i>From USB2514</i>		IO OD	<p><i>Pulled low by Module OD driver to disable USBO power</i></p> <p><i>Pulled low by Carrier OD driver to indicate over-current situation</i></p> <p><i>If this signal is used, a pull-up is required on the Carrier</i></p>
P68	<i>GND</i>			P	<i>Ground</i>
P69	<i>USB2+</i>			IO	<i>Differential USB2 data pair (from USB2514 port2)</i>
P70	<i>USB2-</i>			IO	<i>Differential USB2 data pair (from USB2514 port2)</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
P71	<i>USB2_EN_OC#</i>	<i>From USB2514</i>		<i>IO</i>	<i>Pulled low by Module OD driver to disable USBO power</i>
				<i>OD</i>	<i>Pulled low by Carrier OD driver to indicate over-current situation</i>
					<i>If this signal is used, a pull-up is required on the Carrier</i>
P72	<i>RSVD</i>			<i>Not used</i>	
P73	<i>RSVD</i>			<i>Not used</i>	
P74	<i>USB3_EN_OC#</i>	<i>From USB2514</i>		<i>IO</i>	<i>Pulled low by Module OD driver to disable USBO power</i>
				<i>OD</i>	<i>Pulled low by Carrier OD driver to indicate over-current situation</i>
					<i>If this signal is used, a pull-up is required on the Carrier</i>

<i>SMARC Edge Finger</i>				<i>NXP i.MX8QM CPU</i>	<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P75	<i>PCIE_A_RST#</i>	D20	ALT3	<i>PCIE_CTRL0_PERST_B</i> <i>LSIO_GPIO4_IO29</i>	O	<i>Reset Signal for external devices.</i>
P76	<i>USB4_EN_OC#</i>	<i>From USB2514</i>			<i>Pulled low by Module OD driver to disable USB0 power</i> <i>Pulled low by Carrier OD driver to indicate over-current situation</i>	
					<i>If this signal is used, a pull-up is required on the Carrier</i>	
P77	<i>PCIE_B_CKREQ#</i>				<i>Not used</i>	
P78	<i>PCIE_A_CKREQ#</i>				<i>Not used</i>	
P79	<i>GND</i>				P	<i>Ground</i>
P80	<i>PCIE_C_REFCK+</i>				<i>Not used</i>	
P81	<i>PCIE_C_REFCK-</i>				<i>Not used</i>	
P82	<i>GND</i>				P	<i>Ground</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
P83	<i>PCIE_A_REFCK+</i>			<i>from DSC557-04444KI1</i>	O <i>Differential PCI Express Reference Clock Signals for Lanes A</i>
P84	<i>PCIE_A_REFCK-</i>			<i>from DSC557-04444KI1</i>	O <i>Differential PCI Express Reference Clock Signals for Lanes A</i>
P85	<i>GND</i>				P
P86	<i>PCIE_A_RX+</i>	A29		<i>PCIE0_RX0_P</i>	I <i>Differential PCIe Link A receive data pair 0</i>
P87	<i>PCIE_A_RX-</i>	B30		<i>PCIE0_RX0_N</i>	I <i>Differential PCIe Link A receive data pair 0</i>
P88	<i>GND</i>				P <i>Ground</i>
P89	<i>PCIE_A_TX+</i>	A21		<i>PCIE0_TX0_P</i>	O <i>Differential PCIe Link A transmit data pair 0</i>
P90	<i>PCIE_A_TX-</i>	B22		<i>PCIE0_TX0_N</i>	O <i>Differential PCIe Link A transmit data pair 0</i>
P91	<i>GND</i>				P <i>Ground</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P92	<i>HDMI_D2+ / DP1_LANE0+</i>	<i>BL9</i>	<i>N/A</i>	<i>HDMI_TX0_DATA2_EDP0_P</i>	O	<i>TMDS / HDMI data differential pair 2 / DP Data Pair 0+</i>
P93	<i>HDMI_D2- / DP1_LANE0-</i>	<i>BM8</i>	<i>N/A</i>	<i>HDMI_TX0_DATA2_EDP0_N</i>	O	<i>TMDS / HDMI data differential pair 2 / DP Data Pair 0-</i>
P94	<i>GND</i>				P	<i>Ground</i>
P95	<i>HDMI_D1+/ DP1_LANE1+</i>	<i>BL7</i>	<i>N/A</i>	<i>HDMI_TX0_DATA1_EDP1_P</i>	O	<i>TMDS / HDMI data differential pair 1</i>
P96	<i>HDMI_D1-/ DP1_LANE1-</i>	<i>BM6</i>	<i>N/A</i>	<i>HDMI_TX0_DATA1_EDP1_N</i>	O	<i>TMDS / HDMI data differential pair 1</i>
P97	<i>GND</i>				P	<i>Ground</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P98	HDMI_D0+/ DP1_LANE2+	BL5	N/A	HDMI_TX0_ DATA0_EDP2_P	O	TMDS / HDMI data differential pair 0
P99	HDMI_D0-/ DP1_LANE2-	BM4	N/A	HDMI_TX0_ DATA0_EDP2_N	O	TMDS / HDMI data differential pair 0
P100	GND				P	Ground
P101	HDMI_CK+/ DP1_LANE3+	BL3	N/A	HDMI_TX0_CLK_ EDP3_P	O	HDMI differential clock output pair
P102	HDMI_CK-/ DP1_LANE3-	BK2	N/A	HDMI_TX0_CLK_ EDP3_N	O	HDMI differential clock output pair
P103	GND				P	Ground
P104	HDMI_HPD/ DP1_HDP	BH8	N/A	HDMI_TX0_HPD	I	HDMI Hot Plug Detect input
P105	HDMI_CTRL_CK/ DP1_AUX+	BG1/ BH2	N/A	HDMI_TX0_DDC_SCL/ HDMI_TX0_AUX_P	IO	I2C Clock
P106	HDMI_CTRL_DAT/ DP1_AUX-	BN5/ BG3	N/A	HDMI_TX0_DDC_SDA/ HDMI_TX0_AUX_N	IO	I2C Data
P107	DP1_AUX_SEL				I	Pulled to GND on Carrier for DP operation in Dual Mode implementations.

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P108	GPIO0 / CAM0_PWR#	BM22	ALT3	MIPI_CSI0_GPIO0_01_ LSIO_GPIO1_IO28	IO	Camera 0 Power Enable, active low output
P109	GPIO1 / CAM1_PWR#	BN13	ALT3	MIPI_CSI1_GPIO0_01_ LSIO_GPIO1_IO31	IO	Camera 1 Power Enable, active low output
P110	GPIO2 / CAM0_RST#	BL23	ALT3	MIPI_CSI0_GPIO0_00_ LSIO_GPIO1_IO27	IO	Camera 0 Reset, active low output
P111	GPIO3 / CAM1_RST#	BN15	ALT3	MIPI_CSI1_GPIO0_00_ LSIO_GPIO1_IO30	IO	Camera 1 Reset, active low output
P112	GPIO4 / HDA_RST#	AY52	ALT3	GPT0_CLK_ LSIO_GPIO0_IO14	IO	HD Audio Reset, active low output
P113	GPIO5 / PWM_OUT	AW53	ALT3	GPT0_COMPARE_ LSIO_GPIO0_IO16	IO	PWM output
P114	GPIO6 / TACHIN	AV52	ALT3	GPT0_CAPTURE_ LSIO_GPIO0_IO15	IO	Tachometer input (used with the GPIO5 PWM)
P115	GPIO7	BA51	ALT3	GPT1_COMPARE_ LSIO_GPIO0_IO19	IO	
P116	GPIO8	AY50	ALT3	GPT1_CAPTURE_ LSIO_GPIO0_IO18	IO	
P117	GPIO9	BA53	ALT3	GPT1_CLK_ LSIO_GPIO0_IO17	IO	
P118	GPIO10	E7	ALT3	FLEXCAN2_TX_ LSIO_GPIO4_IO02	IO	
P119	GPIO11	C3	ALT3	FLEXCAN2_RX_ LSIO_GPIO4_IO01	IO	
P120	GND				P	Ground

<i>SMARC Edge Finger</i>					<i>NXP i.MX8QM CPU</i>	<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>			
P121	<i>I2C_PM_CK</i>	F28	ALT1	<i>USB_HSIC0_STROBE_DMA_I2C1_SCL</i>	IO OD		<i>Power management I2C bus clock</i>
P122	<i>I2C_PM_DAT</i>	H26	ALT1	<i>USB_HSIC0_DATA_DMA_I2C1_SDA</i>	IO OD		<i>Power management I2C bus data</i>
P123	<i>BOOT_SEL0#</i>	AP10	ALT3	<i>ADC_IN0_LSIO_GPIO3_IO18</i>	I		<i>SYSBOOT and Line De-multiplexer Logic Pulled up on Module. Driven by OD part on Carrier.</i>
P124	<i>BOOT_SEL1#</i>	AN11	ALT3	<i>ADC_IN1_LSIO_GPIO3_IO19</i>	I		<i>SYSBOOT and Line De-multiplexer Logic Pulled up on Module. Driven by OD part on Carrier.</i>
P125	<i>BOOT_SEL2#</i>	AP8	ALT3	<i>ADC_IN2_LSIO_GPIO3_IO20</i>	I		<i>SYSBOOT and Line De-multiplexer Logic Pulled up on Module. Driven by OD part on Carrier.</i>
P126	<i>RESET_OUT#</i>				O		<i>General purpose reset output to Carrier board.</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P127	<i>RESET_IN#</i>				I	<i>Reset input from Carrier board. Carrier drives low to force a Module reset, floats the line otherwise Pulled up on Module. Driven by OD part on Carrier.</i>
P128	<i>POWER_BTN#</i>				I	<i>Power-button input from carrier board. Carrier to float the line in in-active state. Active low, level sensitive. It is de-bounced on the Module Pulled up on Module. Driven by OD part on Carrier.</i>
P129	<i>SERO_TX</i>	AV48	ALTO	<i>UART0_TX__ DMA_UART0_TX</i>	O	<i>Asynchronous serial port data out</i>
P130	<i>SERO_RX</i>	AV50	ALTO	<i>UART0_RX__ DMA_UART0_RX</i>	I	<i>Asynchronous serial port data in</i>
P131	<i>SERO_RTS#</i>	AU45	ALTO	<i>UART0_RTS_B__ DMA_UART0_RTS_B</i>	O	<i>Request to Send handshake line for SERO</i>
P132	<i>SERO_CTS#</i>	AW49	ALTO	<i>UART0_CTS_B__ DMA_UART0_CTS_B</i>	I	<i>Clear to Send handshake line for SERO</i>
P133	<i>GND</i>				P	<i>Ground</i>
P134	<i>SER1_TX</i>	AU47	ALT2	<i>M41_GPIO0_01__ DMA_UART3_TX</i>	O	<i>Asynchronous serial port data out</i>
P135	<i>SER1_RX</i>	AP44	ALT2	<i>M41_GPIO0_00__ DMA_UART3_RX</i>	I	<i>Asynchronous serial port data in</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
P136	SER2_TX	AY48	ALT0	UART1_TX_ DMA_UART1_TX	O	Asynchronous serial port data out
P137	SER2_RX	AT44	ALT0	UART1_RX_ DMA_UART1_RX	I	Asynchronous serial port data in
P138	SER2_RTS#	AR43	ALTO	UART1_RTS_B_ DMA_UART1_RTS_B		Request to Send handshake line for SER2
P139	SER2_CTS#	AV46	ALTO	UART1_CTS_B_ DMA_UART1_CTS_B		Clear to Send handshake line for SER2
P140	SER3_TX	AU53	ALT2	M40_GPIO0_01_ DMA_UART4_TX	O	Asynchronous serial port data out
P141	SER3_RX	AR47	ALT2	M40_GPIO0_00_ DMA_UART4_RX	I	Asynchronous serial port data in
P142	GND				P	Ground
P143	CANO_TX	H6	ALTO	FLEXCAN0_TX_ DMA_FLEXCAN0_TX	O	CANO Transmit output
P144	CANO_RX	C5	ALTO	FLEXCAN0_RX_ DMA_FLEXCAN0_RX	I	CANO Receive input
P145	CAN1_TX	G7	ATLO	FLEXCAN1_TX_ DMA_FLEXCAN1_TX	O	CAN1 Transmit output
P146	CAN1_RX	E5	ATLO	FLEXCAN1_RX_ DMA_FLEXCAN1_RX	I	CAN1 Receive input

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
P147	VDD_IN			P	<i>Power in</i>
P148	VDD_IN			P	<i>Power in</i>
P149	VDD_IN			P	<i>Power in</i>
P150	VDD_IN			P	<i>Power in</i>
P151	VDD_IN			P	<i>Power in</i>
P152	VDD_IN			P	<i>Power in</i>
P153	VDD_IN			P	<i>Power in</i>
P154	VDD_IN			P	<i>Power in</i>
P155	VDD_IN			P	<i>Power in</i>
P156	VDD_IN			P	<i>Power in</i>

SMARC Edge Finger					NXP i.MX8QM CPU		Type	Description
Pin#	Pin Name	Ball	Mode	Signal Name				
S1	CSI1_TX+/ I2C_CAM1_CK	BN17	ALTO	MIPI_CS1_I2CO_SCL__ MIPI_CS1_I2CO_SCL	IO OD		Camera1 I2C bus clock	
S2	CSI1_TX-/ I2C_CAM1_DAT	BE15	ALTO	MIPI_CS1_I2CO_SDA__ MIPI_CS1_I2CO_SDA	IO OD		Camera1 I2C bus data	
S3	GND				P		Ground	
S4	RSVD						Not used	
S5	CSI0_TX+ / I2C_CAM0_CK	BH24	ALTO	MIPI_CS10_I2CO_SCL__ MIPI_CS10_I2CO_SCL	IO OD		Camera0 I2C bus clock	
S6	CAM_MCK	BJ23	ALTO	MIPI_CS10_MCLK_OUT__ MIPI_CS10_ACM_MCLK_OUT	O		Master clock output for CSI camera support	
S7	CSI0_TX- / I2C_CAM0_DAT	BN19	ALTO	MIPI_CS10_I2CO_SDA__ MIPI_CS10_I2CO_SDA	IO OD		Camera0 I2C bus data	
S8	CSI0_CK+	BF20	ALTO	MIPI_CS10_CLK_P	I		CSI0 differential clock inputs	
S9	CSI0_CK-	BE21	ALTO	MIPI_CS10_CLK_N	I		CSI0 differential clock inputs	
S10	GND				P		Ground	
S11	CSI0_RX0+	BF22	ALTO	MIPI_CS10_DATA0_P	I		CSI0 differential data inputs 0+	
S12	CSI0_RX0-	BE23	ALTO	MIPI_CS10_DATA0_N	I		CSI0 differential data input 0-	
S13	GND				P		Ground	
S14	CSI0_RX1+	BF18	ALTO	MIPI_CS10_DATA1_P	I		CSI0 differential data input 1+	
S15	CSI0_RX1-	BE19	ALTO	MIPI_CS10_DATA1_N	I		CSI0 differential data inputs 1-	
S16	GND				P		Ground	

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
S17	<i>GbE1_MDI0+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 0</i>
S18	<i>GbE1_MDI0-</i>			AIO	<i>Qualcomm AR8035: Differential Transmit/Receive Negative Channel 0</i>
S19	<i>GbE1_LINK100#</i>			O OD	<i>Link Speed Indication LED for 100Mbps Could be able to sink 24mA or more Carrier LED current</i>
S20	<i>GbE1_MDI1+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 1</i>
S21	<i>GbE1_MDI1-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 1</i>
S22	<i>GbE1_LINK1000#</i>			O OD	<i>Link Speed Indication LED for 1000Mbps Could be able to sink 24mA or more Carrier LED current</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
S23	<i>GbE1_MDI2+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 2</i>
S24	<i>GbE1_MDI2-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 2</i>
S25	<i>GND</i>			P	<i>Ground</i>
S26	<i>GbE1_MDI3+</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Positive Channel 3</i>
S27	<i>GbE1_MDI3-</i>			AIO	<i>Qualcomm AR8035 Differential Transmit/Receive Negative Channel 3</i>
S28	<i>GbE1_CTREF</i>			O	<i>Qualcomm AR8035 Center tap reference voltage for GBE Carrier board Ethernet magnetic</i>
S29	<i>PCIE_D_TX+</i>			<i>Not used</i>	
S30	<i>PCIE_D_TX-</i>			<i>Not used</i>	
S31	<i>GBE1_LINK_ACK#</i>			O OD	<i>Link / Activity Indication LED Driven low on Link (10, 100 or 1000 mbps) Blinks on Activity Could be able to sink 24mA or more Carrier LED current</i>
S32	<i>PCIE_D_RX+</i>			<i>Not used</i>	
S33	<i>PCIE_D_RX-</i>			<i>Not used</i>	
S34	<i>GND</i>			<i>Ground</i>	

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
S35	<i>USB4+</i>					<i>Differential USB4 data pair (from USB2514 port 4)</i>
S36	<i>USB4-</i>					<i>Differential USB4 data pair (from USB2514 port 4)</i>
S37	<i>USB3_VBUS_DET</i>					<i>Not used</i>
S38	<i>AUDIO_MCK</i>	<i>BD4</i>	<i>ALTO</i>	<i>MCLK_OUT0_AUD_ACM_MCLK_OUT0</i>	<i>O</i>	<i>Master clock output to Audio codecs</i>
S39	<i>I2S0_LRCK</i>	<i>AV2</i>	<i>ALTO</i>	<i>SAI1_TXFS_AUD_SAI1_TXFS</i>	<i>IO</i>	<i>Left& Right audio synchronization clock</i>
S40	<i>I2S0_SDOUT</i>	<i>AU1</i>	<i>ALTO</i>	<i>SAI1_RXD_AUD_SAI1_RXD</i>	<i>O</i>	<i>Digital audio Output</i>
S41	<i>I2S0_SDIN</i>	<i>AV4</i>	<i>ALTO</i>	<i>SAI1_RXD_AUD_SAI1_RXD</i>	<i>I</i>	<i>Digital audio Input</i>
S42	<i>I2S0_CK</i>	<i>AU5</i>	<i>ALTO</i>	<i>SAI1_TXC_AUD_SAI1_TXC</i>	<i>IO</i>	<i>Digital audio clock</i>
S43	<i>ESPI_ALERT0#</i>					<i>Not used</i>
S44	<i>ESPI_ALERT1#</i>					<i>Not used</i>
S45	<i>RSVD</i>					<i>Not used</i>
S46	<i>RSVD</i>					<i>Not used</i>
S47	<i>GND</i>				<i>G</i>	<i>Ground</i>

SMARC Edge Finger					NXP i.MX8QM CPU	Type	Description
Pin#	Pin Name	Ball	Mode	Signal Name			
S48	I2C_GP_CK	AL43	ALT1	SIM0_PD__ DMA_I2C3_SCL	IO OD	Port1 of TCA9546 General purpose I2C bus clock	
S49	I2C_GP_DAT	AT48	ALT1	SIM0_POWER_EN__ DMA_I2C3_SDA	IO OD	Port1 of TCA9546 General purpose I2C bus clock	
S50	HDA_SYNC/ I2S2_LRCK	AY2	ALT1	SPI2_CS1__ AUD_SAI0_TXFS	IO	Left& Right audio synchronization clock	
S51	HDA_SDO/ I2S2_SDOUT	AY6	ALT1	SPI0_SDO__ AUD_SAI0_TXD	O	Digital audio Output	
S52	HDA_SDI/ I2S2_SDIN	BA5	ALT1	SPI0_SDI__ AUD_SAI0_RXD	I	Digital audio Input	
S53	HDA_CK/ I2S2_CK	BA3	ALT1	SPI0_CS1__ AUD_SAI0_TXC	IO	Digital audio clock	
S54	SATA_ACT#					Not used	
S55	USB5_EN_OC#					Not used	
S56	ESPI_IO_2					Not used	
S57	ESPI_IO_3					Not used	
S58	ESPI_RESET#					Not used	
S59	USB5+					Not used	
S60	USB5-					Not used	
S61	GND				P	Ground	

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
S62	<i>USB3_SSTX+</i>			<i>Not used</i>	
S63	<i>USB3_SSTX-</i>			<i>Not used</i>	
S64	<i>GND</i>			P	<i>Ground</i>
S65	<i>USB3_SSRX+</i>			<i>Not used</i>	
S66	<i>USB3_SSRX-</i>			<i>Not used</i>	
S67	<i>GND</i>			P	<i>Ground</i>
S68	<i>USB3+</i>			<i>Differential USB3 data pair (from USB2514 port 1)</i>	
S69	<i>USB3-</i>			<i>Differential USB3 data pair (from USB2514 port 1)</i>	
S70	<i>GND</i>			P	<i>Ground</i>
S71	<i>USB2_SSTX+</i>	A33		<i>USB_SS3_TX_P</i>	AO <i>USB2 data transmit signal differential pairs positive</i>
S72	<i>USB2_SSTX--</i>	B32		<i>USB_SS3_TX_N</i>	AO <i>USB2 data transmit signal differential pairs negative</i>
S73	<i>GND</i>			P	<i>Ground</i>
S74	<i>USB2_SSRX+</i>	C35		<i>USB_SS3_RX_P</i>	AI <i>USB2 data receive signal differential pairs positive</i>
S75	<i>USB2_SSRX-</i>	B34		<i>USB_SS3_RX_N</i>	AI <i>USB2 receive signal differential pairs negative</i>

SMARC Edge Finger			NXP i.MX8QM CPU		Type	Description
Pin#	Pin Name	Ball	Mode	Signal Name		
S76	PCIE_B_RST#	G25	ALT3	PCIE_CTRL1_PERST_B__LSIO_GPIO5_IO00	O	Reset Signal for external devices.
S77	PCIE_C_RST#					Not used
S78	PCIE_C_RX+					Not used
S79	PCIE_C_RX-					Not used
S80	GND				P	Ground
S81	PCIE_C_TX+					Not used
S82	PCIE_C_TX-					Not used
S83	GND				P	Ground
S84	PCIE_B_REFCK+				O	Differential PCI Express Reference Clock Signals for Lanes B (from DSC557-04444KI1)
S85	PCIE_B_REFCK-				O	Differential PCI Express Reference Clock Signals for Lanes B (from DSC557-04444KI1)
S86	GND				P	Ground
S87	PCIE_B_RX+	A21		PCIE1_RX0_P	I	Differential PCIe Link B receive data pair 0
S88	PCIE_B_RX-	B22		PCIE1_RX0_N	I	Differential PCIe Link B receive data pair 0
S89	GND				P	Ground

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>		<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>	
S90	<i>PCIE_B_TX+</i>	B24		<i>PCIE1_TX0_P</i>	O <i>Differential PCIe Link A transmit data pair 0</i>
S91	<i>PCIE_B_TX-</i>	C25		<i>PCIE1_TX0_N</i>	O <i>Differential PCIe Link A transmit data pair 0</i>
S92	<i>GND</i>			P	<i>Ground</i>
S93	<i>DPO_LANE0+</i>			AIO	<i>eDPO data pair 0+ (From SN65DSI86)</i>
S94	<i>DPO_LANE0-</i>			AIO	<i>eDPO data pair 0- (From SN65DSI86)</i>
S95	<i>DPO_AUX_SEL</i>			<i>Not used</i>	
S96	<i>DPO_LANE1+</i>			AIO	<i>eDPO data pair 1+ (From SN65DSI86)</i>
S97	<i>DPO_LANE1-</i>			AIO	<i>eDPO data pair 1- (From SN65DSI86)</i>
S98	<i>DPO_HPD</i>			I	<i>eDP 0 Hot Plug Detect pins</i>
S99	<i>DPO_LANE2+</i>			AIO	<i>eDPO data pair 2+ (From SN65DSI86)</i>
S100	<i>DPO_LANE2-</i>			AIO	<i>eDPO data pair 2- (From SN65DSI86)</i>
S101	<i>GND</i>			P	<i>Ground</i>
S102	<i>DPO_LANE3+</i>			AIO	<i>eDPO data pair 3+ (From SN65DSI86)</i>
S103	<i>DPO_LANE3-</i>			AIO	<i>eDPO data pair 3- (From SN65DSI86)</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
<i>S104</i>	<i>USB3_OTG_ID</i>					
<i>S105</i>	<i>DPO_AUX+</i>			<i>eDPO auxiliary channel pair + (From SN65DSI86)</i>		
<i>S106</i>	<i>DPO_AUX-</i>			<i>eDPO auxiliary channel pair - (From SN65DSI86)</i>		
<i>S107</i>	<i>LCD1_BKLT_EN</i>	<i>BD36</i>	<i>ALT3</i>	<i>LVDS0_I2C0_SDA_LSIO_GPIO1_IO07</i>	<i>O</i>	<i>High enables lvds1 panel backlight</i>
<i>S108</i>	<i>LVDS1_CK+ / eDP1_AUX+ / DSI1_CLK+</i>				<i>O</i>	<i>LVDS1/eDP1 LCD differential clock pairs</i>
<i>S109</i>	<i>LVDS1_CK- / eDP1_AUX- / DSI1_CLK-</i>				<i>O</i>	<i>LVDS1/eDP1 LCD differential clock pairs</i>
<i>S110</i>	<i>GND</i>				<i>P</i>	<i>Ground</i>
<i>S111</i>	<i>LVDS1_0+ / eDP1_TX0+ / DSI1_D0+</i>				<i>AIO</i>	<i>LVDS1/eDP1 LCD data channel differential pairs 1</i>
<i>S112</i>	<i>LVDS1_0- / eDP1_TX0- / DSI1_D0-</i>				<i>AIO</i>	<i>LVDS1/eDP1 LCD data channel differential pairs 1</i>
<i>S113</i>	<i>eDP1_HPD</i>				<i>I</i>	<i>eDP1 Hot Plug Detect pins</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8QM CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
S114	<i>LVDS1_1+ /</i> <i>eDP1_TX1+ /</i> <i>DSI1_D1+</i>				AIO	<i>LVDS1/eDP1 LCD data channel differential pairs 2</i>
S115	<i>LVDS1_1- /</i> <i>eDP1_TX1- /</i> <i>DSI1_D1-</i>				AIO	<i>LVDS1/eDP1 LCD data channel differential pairs 2</i>
S116	<i>LCD1_VDD_EN</i>	BH36	ALT3	<i>LVDS1_GPIO01_</i> <i>LSIO_GPIO1_IO11</i>	O	<i>High enables lvds1 panel VDD</i>
S117	<i>LVDS1_2+ /</i> <i>eDP1_TX2+ /</i> <i>DSI1_D2+</i>				AIO	<i>LVDS1/eDP1 LCD data channel differential pairs 3</i>
S118	<i>LVDS1_2- /</i> <i>eDP1_TX2- /</i> <i>DSI1_D2-</i>				AIO	<i>LVDS1/eDP1 LCD data channel differential pairs 3</i>
S119	<i>GND</i>				P	<i>Ground</i>
S120	<i>LVDS1_3+ /</i> <i>eDP1_TX3+ /</i> <i>DSI1_D3+</i>				AIO	<i>LVDS1/eDP1 LCD data channel differential pairs 4</i>
S121	<i>LVDS1_3- /</i> <i>eDP1_TX3- /</i> <i>DSI1_D3-</i>				AIO	<i>LVDS1/eDP1 LCD data channel differential pairs 4</i>
S122	<i>LCD1_BKLT_PWM</i>	BD34	ALT3	<i>LVDS1_GPIO00_</i> <i>LSIO_GPIO1_IO10</i>	O	<i>LCD1 display backlight PWM control</i>
S123	<i>RSVD</i>					<i>Not used</i>
S124	<i>GND</i>				P	<i>Ground</i>

<i>SMARC Edge Finger</i>				<i>NXP i.MX8QM CPU</i>	<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
S125	<i>LVDS0_0+ /</i> <i>eDPO_TX0+ /</i> <i>DSIO_D0+</i>				AIO	<i>LVDS0 LCD data channel differential pairs 1</i>
S126	<i>LVDS0_0- /</i> <i>eDPO_TX0- /</i> <i>DSIO_D0-</i>				AIO	<i>LVDS0 LCD data channel differential pairs 1</i>
S127	<i>LCD_BKLT_EN</i>	<i>BD38</i>	<i>ALT3</i>	<i>LVDS0_I2C0_SCL_</i> <i>LSIO_GPIO1_IO06</i>	O	<i>High enables lvds0 panel backlight</i>
S128	<i>LVDS0_1+ /</i> <i>eDPO_TX1+ /</i> <i>DSIO_D1+</i>				AIO	<i>LVDS0 LCD data channel differential pairs 2</i>
S129	<i>LVDS0_1- /</i> <i>eDPO_TX1- /</i> <i>DSIO_D1-</i>				AIO	<i>LVDS0 LCD data channel differential pairs 2</i>
S130	<i>GND</i>				P	<i>Ground</i>
S131	<i>LVDS0_2+ /</i> <i>eDPO_TX2+ /</i> <i>DSIO_D2+</i>				AIO	<i>LVDS0 LCD data channel differential pairs 3</i>
S132	<i>LVDS0_2- /</i> <i>eDPO_TX2- /</i> <i>DSIO_D2-</i>				AIO	<i>LVDS0 LCD data channel differential pairs 3</i>
S133	<i>LCD_VDD_EN</i>	<i>BD40</i>	<i>ALT3</i>	<i>LVDS0_GPIO01_</i> <i>LSIO_GPIO1_IO05</i>	O	<i>High enables lvds0 panel VDD</i>

SMARC Edge Finger			NXP i.MX8QM CPU			Type	Description
Pin#	Pin Name	Ball	Mode	Signal Name			
S134	LVDS0_CK+ / eDPO_AUX+ / DSIO_CLK+				O		LVDS0 LCD differential clock pairs
S135	LVDS0_CK- / eDPO_AUX- / DSIO_CLK-				O		LVDS0 LCD differential clock pairs
S136	GND				P		Ground
S137	LVDS0_3+ / eDPO_TX3+ / DSIO_D3+				AIO		LVDS0 LCD data channel differential pairs 4
S138	LVDS0_3- / eDPO_TX3- / DSIO_D3-				AIO		LVDS0 LCD data channel differential pairs 4
S139	I2C_LCD_CK	BL35	ALT0	LVDS1_I2CO_SCL__ LVDS1_I2CO_SCL	IO OD		LCD display I2C bus clock
S140	I2C_LCD_DAT	BE33	ALT0	LVDS1_I2CO_SDA__ LVDS1_I2CO_SDA	IO OD		LCD display I2C bus clock
S141	LCD_BKLT_PWM	BE39	ALT3	LVDS0_GPIO000__ LSIO_GPIO1_IO04	O		LCD0 display backlight PWM control
S142	RSVD						Not used
S143	GND				P		Ground
S144	eDPO_HPD						Not used
S145	WDT_TIME_OUT#	BC9	ALT3	SPDIFO_TX__ LSIO_GPIO2_IO15	O		Watchdog-Timer Output
S146	PCIE_WAKE#	A15/ A27	ALT3	PCIE_CTRL0_WAKE_B__ LSIO_GPIO4_IO28/ PCIE_CTRL1_WAKE_B__ LSIO_GPIO4_IO31	I		PCI Express Wake Event: Sideband wake signal asserted by components requesting wakeup.

<i>SMARC Edge Finger</i>					<i>NXP i.MX8QM CPU</i>	<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>			
S147	VDD_RTC				P		<i>Low current RTC circuit backup power - 3.0V nominal It is sourced from a Carrier based Lithium cell or Super Cap</i>
S148	LID#	BB46	ALT3	SCU_GPIO0_03_ LSIO_GPIO0_IO31	I		<i>Lid open/close indication to Module. Low indicates lid closure (which system may use to initiate a sleep state). Carrier to float the line in in-active state. Active low, level sensitive. Should be de-bounced on the Module. Pulled up on Module. Driven by OD part on Carrier.</i>
S149	SLEEP#	BC47	ALT3	SCU_GPIO0_04_ LSIO_GPIO1_IO00	I		<i>Sleep indicator from Carrier board. May be sourced from user Sleep button or Carrier logic. Carrier to float the line in in-active state. Active low, level sensitive. Should be de-bounced on the Module. Pulled up on Module. Driven by OD part on Carrier.</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8MQ CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
S150	<i>VIN_PWR_BAD#</i>				I	<p><i>Power bad indication from Carrier board.</i></p> <p><i>Module and Carrier power supplies (other than Module and Carrier power supervisory circuits) shall not be enabled while this signal is held low by the Carrier.</i></p> <p><i>Pulled up on Module.</i></p> <p><i>Driven by OD part on Carrier.</i></p>
S151	<i>CHARGING#</i>	AY44	ALT3	<i>SCU_GPIO0_05__LSIO_GPIO1_IO01</i>	I	<p><i>Held low by Carrier if DC input for battery charger is present.</i></p> <p><i>Pulled up on Module.</i></p> <p><i>Driven by OD part on Carrier.</i></p>
S152	<i>CHARGER_PRSNT#</i>	BG49	ALT3	<i>SCU_GPIO0_06__LSIO_GPIO1_IO02</i>	I	<i>Held low by Carrier if DC input for battery charger is present.</i>
S153	<i>CARRIER_STBY#</i>	AW45	ALT5	<i>SCU_GPIO0_02__LSIO_GPIO0_IO30</i>	O	<i>The Module shall drive this signal low when the system is in a standby power state</i>

<i>SMARC Edge Finger</i>		<i>NXP i.MX8MQ CPU</i>			<i>Type</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>	<i>Ball</i>	<i>Mode</i>	<i>Signal Name</i>		
S154	CARRIER_PWR_ON				O	<i>Carrier board circuits (apart from power management and power path circuits) should not be powered up until the Module asserts the CARRIER_PWR_ON signal.</i>
S155	FORCE_RECov#				I	<i>Pulled up on Module. Driven by OD part on Carrier.</i>
S156	BATLOW#	BF48	ALT3	SCU_GPIO0_07__LSIO_GPIO1_IO03	I	<i>Battery low indication to Module. Carrier to float the line in in-active state. Pulled up on Module. Driven by OD part on Carrier.</i>
S157	TEST#				I	<i>Held low by Carrier to invoke Module SD Boot UP. Pulled up on Module. Driven by OD part on Carrier.</i>
S158	GND				P	<i>Ground</i>

Chapter

4

Power Control Signals between SMARC Module and Carrier

This Chapter points out the handshaking rule between SMARC module and carrier.

Section include :

- *SMARC-iMX8 Module Power*
- *Power Signals*
- *Power Flow and Control Signals Block Diagram*
- *Power States*
- *Power Sequences*
- *Terminations*
- *Boot Select*

Chapter 4 Power Control Signals between SMARC-iMX8 Module and Carrier

SMARC modules are designed to be driven with a single +3V to +5.25V input power rail. Unlike Q7 module, there is no separate voltage rail for standby power, other than the very low current RTC voltage rail. All module operating and standby power comes from the single set of *VDD_IN* pins. This suits battery power sources well, and is also easy to use with non-battery sources.

SMARC module has specific handshaking rules to the carrier by SMARC hardware specification. To design the carrier board, users need to follow these rules or it might not boot up. Some pull-up and pull-down also need to be cared to make all functions work.

4.1 SMARC-iMX8 Module Power

4.1.1. Input Voltage / Main Power Rail

The allowable Module DC input voltage range for SMARC-iMX8 is from 3.0V to 5.25V. This voltage is brought in on the *VDD_IN* pins and returned through the numerous *GND* pins on the connector.

Ten pins are allocated to *VDD_IN*. The connector pin current rating is 0.5A per pin. This works out to 5A total for the 10 pins. At the lowest allowed Module input voltage, this would allow up to 16.75W of electrical power to be brought in (with no de-rating on the connector current capability). With a 40% connector current de-rating, up to 10W may be brought in at 3V.

SMARC-iMX8 typically consumes 1.5~2W depending on dual or quad cores and is pretty safe in using the connector.

4.1.2. No Separate Standby Voltage

There is no separate voltage rail for standby power, other than the very low current RTC voltage rail. *SMARC-iMX8* operating and standby power comes from the single set of *VDD_IN* pins. This suits battery power sources well, and is also easy to use with non-battery sources.

4.1.3. RTC/Backup Voltage

RTC backup power is brought in on the *VDD_RTC* rail. The RTC consumption is typically 15 microA or less. The allowable *VDD_RTC* voltage range shall be 2.0V to 3.25V. The *VDD_RTC* rail is sourced from a Carrier based Lithium cell, or it may be left open if the RTC backup functions are not required. *SMARC-iMX8* module is able to boot without a *VDD_RTC* voltage source.

Lithium cells, if used on Carrier, shall be protected against charging by a Carrier Schottky diode. The diode is placed in series with the positive battery terminal. The diode anode is on the battery side, and the cathode on the Module *VDD_RTC* side.

Note that if a Super cap is used, current may flow out of the Module *VDD_RTC* rail to charge the Super Cap.

4.1.4. Power Sequencing

The Module signal *CARRIER_PWR_ON* exists to ensure that the Module is powered before the main body of Carrier circuits (those outside the power and power control path on the Carrier). The main body of Carrier board circuits should not be powered until the Module asserts the *CARRIER_PWR_ON* signal as a high. Module hardware will assert *CARRIER_PWR_ON* when all Module supplies necessary for Module booting are up.

The IO power of carrier board will be turn on at the stage of power on sequence. If the IO power of carrier board been turn on earlier than the *SMARC* module, the power on carrier board might feedback to *SMARC*

module through IO lines and disturbs the *SMARC* module power on sequence. More seriously, it might cause to the CPU won't boot up. It is always recommended that the power on module has to be earlier than that on carrier board.

The boot up of module depends on when you release the reset signal of your carrier board. The module will boot up when the reset signal on your carrier board is released. Before that, the module will not boot up. That's why designer needs to put the *RESET_IN#* in the last stage of power to serve as the "*power good*" signal of the carrier board.

The module will not boot up till the module power is ready because the carrier board hasn't released the reset signal yet.

The sequence is as follows:

Module Power Ready --> *CARRIER_POWER_ON* -->*RESET_IN#* -->Boot Up

4.1.5. RESET_IN#

The *SMARC* module does not know the IO power status from the carrier board, and put *RESET_IN#* in the last stage of power can serve as the "*power good*" signal of carrier board. This also assures that the power of carrier board is good when *SMARC* module booting up.

4.1.6. VDD_IO

The 3.3V *VDD_IO* is depreciated from *SMARC* 1.1 specification.

SMARC-iMX8 supports 1.8V *VDD_IO* only.

4.1.7. Power Bad Indication (*VIN_PWR_BAD#*)

Power bad indication is from carrier board and is an input signal for Module. Module and Carrier power supplies (other than Module and Carrier power

supervisory circuits) will not be enabled while this signal is held low by the Carrier.

This signal has a 100K pull-up on module and is driven by *OD* part on Carrier.

4.1.8. System Power Domains

It is useful to describe an *SMARC* system as being divided into a hierarchy of three power domains:

- 1) Battery Charger power domain (can be neglected if the system is not battery powered only)
- 2) *SMARC* Module power domain
- 3) Carrier Circuits power domain

The Battery Charger domain includes circuits that are active whenever either charger input power and / or battery power are available. These circuits may include power supply supervisor(s), battery chargers, fuel gauges and, depending on the battery configuration, switching power section(s) to step down a high incoming battery voltage.

The *SMARC* Module domain includes the *SMARC* module.

The Carrier Circuits domain includes “everything else” (and does not include items from the Battery Charger and Module domain, even though they may be mounted on the Carrier).

This is illustrated in the figure below.




Figure 27 System Power Domains

4.2 Power Signals

4.2.1. Power Supply Signals

SMARC Edge Finger		I/O	Type	Power Rail	Description
Pin#	Pin Name				
<i>P147, P148, P149, P150, P151, P152, P153, P154, P155, P156</i>	<i>VDD_IN</i>	<i>I</i>	<i>PWR</i>	<i>3.0V~5.25V¹</i>	<i>Main power supply input for the module</i>
<i>P2, S3, P9, S10, P12, S13, P15, S16, P18, S25, P32, S34, P38, S47, P47, P50, P53, P59, S61, S64, S67, P68, S70, S73, P79, S80, P82, S83, P85, S86, P88, S89, P91, S92, P94, P97, P100, S101, P103, S110, S119, P120, S124, S130, P133, S136, P142, S143, S158</i>	<i>GND</i>	<i>I</i>	<i>PWR</i>		<i>Common signal and power ground</i>
<i>S147</i>	<i>VDD_ RTC</i>	<i>I</i>	<i>PWR</i>	<i>3.3V</i>	<i>RTC supply, can be left unconnected if internal RTC is not used</i>

4.2.2. Power Control Signals

The input pins listed in the following table are all active low and are meant to be driven by *OD* (open drain) devices on the Carrier. The Carrier either floats the line or drives it to *GND*. No Carrier pull-ups are needed. The pull-up functions are performed on the Module. The voltage rail that these lines are pulled to on the Module varies, depending on the design, and may be 3.3V or *VDD_IN*.

<i>SMARC Edge Finger</i>		<i>I/O</i>	<i>Type</i>	<i>Power Rail</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>				
S150	<i>VIN_PWR_BAD#</i>	I	CMOS	<i>VDD_IN</i>	<i>Power bad indication from Carrier board</i>
S154	<i>CARRIER_PWR_ON</i>	O	CMOS	<i>VDD_IO</i>	<i>Signal to inform Carrier board circuits being powered up</i>
P126	<i>RESET_OUT#</i>	O	CMOS	<i>VDD_IO</i>	<i>General purpose reset output to Carrier board.</i>
P127	<i>RESET_IN#</i>	I	CMOS	<i>VDD_IO</i>	<i>Reset input from Carrier board. Carrier drives low to force a Module reset, floats the line otherwise.</i>
					<i>Pulled up on Module.</i>
					<i>Driven by OD part on Carrier.</i>
P128	<i>POWER_BTN#</i>	I	CMOS	<i>VDD_IO</i>	<i>Power-button input from Carrier board. Carrier to float the line in in-active state. Active low, level sensitive. It is de-bounced on the Module</i>
					<i>Pulled up on Module.</i>
					<i>Driven by OD part on Carrier.</i>

4.2.3. Power Management Signals

The pins listed in the following table are related to power management. They will be used in a battery-operated system.

<i>SMARC Edge Finger</i>		<i>I/O</i>	<i>Type</i>	<i>Power Rail</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>				
S156	BATLOW#	I	CMOS	VDD_IO	<i>Battery low indication to Module.</i> <i>Carrier to float the line in in-active state.</i> <i>Pulled up on Module.</i> <i>Driven by OD part on Carrier.</i>
S154	CARRIER_PWR_ON	O	CMOS	VDD_IO	<i>Signal to inform Carrier board circuits being powered up</i>
S153	CARRIER_STBY#	O	CMOS	VDD_IO	<i>Module will drive this signal low when the system is in a standby power state</i>
S152	CHARGER_PRSNT#	I	CMOS	VDD_IO	<i>Held low by Carrier if DC input for battery charger is present.</i> <i>Pulled up on Module.</i> <i>Driven by OD part on Carrier.</i>

<i>SMARC Edge Finger</i>		<i>I/O</i>	<i>Type</i>	<i>Power Rail</i>	<i>Description</i>
<i>Pin#</i>	<i>Pin Name</i>				
S151	CHARGING#	I	Strap	VDD_IO	<i>Held low by Carrier during battery charging. Carrier to float the line when charge is complete. Pulled up on Module. Driven by OD part on Carrier.</i>
S149	SLEEP#	I	CMOS	VDD_IO	<i>Sleep indicator from Carrier board. May be sourced from user Sleep button or Carrier logic. Carrier to float the line in in-active state. Active low, level sensitive. Should be de-bounced on the Module. Pulled up on Module. Driven by OD part on Carrier.</i>
S148	LID#	I	CMOS	VDD_IO	<i>Lid open/close indication to Module. Low indicates lid closure (which system may use to initiate a sleep state). Carrier to float the line in in-active state. Active low, level sensitive. Should be de-bounced on the Module. Pulled up on Module. Driven by OD part on Carrier.</i>

4.2.4. Special Control Signals (*TEST#*)

SMARC-iMX8 does not support to boot up from *SPI NOR* flash. *SMARC-iMX8* module boots up from the onboard *eMMC* Flash first. The firmware in the *eMMC* flash will read the *BOOT_SEL* configuration and decides where to load the u-boot.

In some situations like the firmware in *eMMC* flash needed to be upgrade/restore or at factory default where the firmware in *eMMC* flash is empty or at development stage that the firmware in *eMMC* needs to be modified, users will need an alternative way to boot up from SD card first. The *TEST#* pin serves as this purpose. The *TEST#* pin is pulled high on module. If carrier board leaves this pin floating or pulls high, the module will boot up from on-module *eMMC*. If carrier board pulls this pin to *GND*, the module will boot up from *SD* card first. The first stage bootloader in *i.MX8QM* CPU ROM codes will load the 2nd stage bootloader based on the setting of this #*TEST* pin (*S157*).

4.3 Power Flow and Control Signals Block Diagram

Following figures shows the power flow and control signals block diagram.




Figure 28 Power Block Diagram

When main power is supplied from the carrier, a voltage detector will assert *VIN_PWR_BAD#* signal to tell the module and carrier that the power is good. This signal will turn on the *PMIC* on module to power on the module.

Carrier power circuits in the carrier Power domain should not power up unless the module asserts *CARRIER_PWR_ON*. The module signal *CARRIER_PWR_ON* exists to ensure that the module is powered before the main body of carrier circuits (those outside the power and power control path on the carrier).

The main body of carrier board circuits will not be powered until the module asserts the *CARRIER_PWR_ON* signal being correct. Module hardware will assert *CARRIER_PWR_ON* when all power supplies necessary for module booting are ready. The module will continue to assert signal *RESET_OUT#* after the release of *CARRIER_PWR_ON*, for a period sufficient to allow carrier power circuits to come up. When Carrier power is ready, it will assert *RESET_IN#* to inform module booting up.

If users would like to have SD boot up, *SDIO_PWR_EN* signal have to be pull up to 3.3V on carrier.

Module and carrier power supplies will not be enabled if the *VIN_PWR_BAD#* is held low by carrier. It is a power bad indication signal from carrier and is 200k pull up to *VDD_IN* on module.

4.4 Power States

The SMARC-iMX8 module supports different power states. The table below describes the behavior in the different states and which power rails and peripherals are active. Additional power states can be implemented if required using available GPIOs to control additional power domains and peripherals.

Abbr.	Name	Description	Module	Carrier Board
UPG	Unplugged	<i>No power is applied to the system, except the RTC battery might be available</i>	<i>No main VDD_IN applied from fixed DC supply, VDD_IN available if backup battery is implemented</i>	<i>No power supply input, RTC battery maybe inserted</i>
OFF	off	<i>System is off, but the carrier board input supply is available</i>	<i>The main VDD_IN is available, but the CPU and peripherals are not running. Only the PMIC is running</i>	<i>Carrier board provides power for module, the peripheral supplies are not available</i>
SUS	Suspend	<i>System is suspended and waits for wakeup sources to trigger</i>	<i>CPU is suspended, wakeup capable peripherals are running while others might be switched off</i>	<i>Power rails are available on carrier board, peripherals might be stopped by software</i>
RUN	Running	<i>System is running</i>	<i>All power rails are available, CPU and peripherals are running</i>	<i>All power rails are available, peripherals are running</i>
RST	Reset	<i>System is put in reset state by holding RESET_IN# is low</i>	<i>All power rails are available, CPU and peripherals are in reset state</i>	<i>All power rails are available, peripherals are in reset state</i>

The figure below shows a sequence diagram for the different power states. The module automatically enters into the running mode when the main power rail is applied to the module. In the running mode, the system can be set to

suspend by software. There might be different wake up sources available. Consult the datasheet for *SMARC-iMX8* module for more information about the available wakeup events.

In the running state, a shutdown request can be triggered by software. This turns off all power rails on the module and requests the carrier board to switch off the power rails for the peripherals. The module can be brought back to the running mode in two ways. The module main voltage rail (*VDD_IN*) can be removed and applied again. If needed, this could also be done with a button and a small circuit. *SMARC-iMX8* module supports being power cycled by asserting the *RESET_IN#* signal (e.g. by pressing the reset button or shunt and relief the reset jumper), please consult the associated module datasheet for more information about the support power cycle methods.





Figure 29 Power States and Transitions

4.5 Power Sequences

When main power is supplied from the carrier, a voltage detector will assert *VIN_PWR_BAD#* signal to tell the module and carrier that the power is good. This signal will enable the *PMIC* on module to power on the module. The module will not power up if the module receives a low-active *VIN_PWR_BAD#* signal.

The *SMARC-iMX8* module starts asserting *CARRIER_PWR_ON* as soon as the main voltage supply being applied to the module and all power supplies necessary for module booting are up. This is to ensure that the module is powered before the main body of carrier circuits (those outside the power and power control path on the carrier). The module will continue to assert signal *RESET_OUT#* after the release of *CARRIER_PWR_ON*, for a period sufficient time (at least 10ms) to allow carrier power circuits that the peripheral supplies need to ramp up.

The peripheral power rails on the carrier board need to ramp up in a correct sequence. The sequence starts normally with the highest voltage (e.g. 5V) followed by the lower voltages (e.g. 3.3V then 1.8V and so on). Peripherals normally require that a lower voltage rails is never present if a higher rail is missing. Check the datasheet of all peripheral components on the carrier board for a proper sequencing. The *SMARC-iMX8* modules guarantees to apply the reset output *RESET_OUT#* not earlier than 100ms after the *CARRIER_PWR_ON* goes high. This gives the carrier board a sufficient time for ramping up all power rails. *SDIO_PWR_EN* signal have to be pull up to 3.3V on carrier if users would like to have SD boot up functionality.

**Figure 30 Power-Up Sequence**

If the operating system supports it, a shutdown sequence can be initiated. Some systems may benefit from shutting down instead of just removing the main power supply as this allows the operating system to take care of any housekeeping (e.g. bringing mass storage devices to a controlled halt). Some operating system may not provide the shutdown function.

As it is not permitted that a lower voltage rail is present when a higher voltage rail has been switched off, the sequence of shutting down the peripheral voltages needs to be considered. The lower voltages (e.g. peripheral 3.3V) need to ramp down before the higher ones do (e.g. peripheral 5V).




Figure 31 Shutdown Sequence

When the *RESET_IN#* is asserted, a reset cycle is initiated. The module internal reset and the external reset output *RESET_OUT#* are asserted as long as *RESET_IN#* is asserted. If the reset input *RESET_IN#* is de-asserted, the internal reset and the *RESET_OUT#* will remain low for at least 1ms until they are also de-asserted and the module starts booting again. This guarantees a minimum reset time of 1ms even if the reset input *RESET_IN#* is triggered for a short time.




Figure 32 Reset Sequence

4.6 Terminations

4.6.1. Module Terminations

The Module signals listed below will be terminated on the Module. The terminations follow the guidance given in the table below.

<i>Signal Name</i>	<i>Series Termination</i>	<i>Parallel Termination</i>	<i>Notes</i>
<i>HDMI_CTRL_DAT</i>		1.5k pull-up to 1.8V	<i>Carrier pull-up required</i>
<i>HDMI_CTRL_CK</i>		1.5k pull-up to 1.8V	<i>Carrier pull-up required</i>
<i>PCIE_[A:B]_TX+</i>	0.2uF Capacitor		
<i>PCIE_[A:B]_TX-</i>	0.2uF Capacitor		
<i>I2C_PM_DAT</i>		2.2K pull-up to 1.8V	
<i>I2C_PM_CK</i>		2.2K pull-up to 1.8V	
<i>I2C_LCD_DAT</i>		2.2K pull-up to 1.8V	
<i>I2C_LCD_CK</i>		2.2K pull-up to 1.8V	
<i>I2C_CAM[0:1]_DAT</i>		2.2K pull-up to 1.8V	
<i>I2C_CAM[0:1]_CK</i>		2.2K pull-up to 1.8V	
<i>I2C_GP_DAT</i>		2.2K pull-up to 1.8V	
<i>I2C_GP_CK</i>		2.2K pull-up to 1.8V	
<i>SDIO_CD#</i>		10k pull-up to 3.3V	
<i>SDIO_WP</i>		10k pull-up to 3.3V	

<i>Signal Name</i>	<i>Series Termination</i>	<i>Parallel Termination</i>	<i>Notes</i>
<i>USB[0:4]_EN_OC#</i>		<i>10K pull-up to 3.3V or a switched 3.3V on the Module</i>	<i>x is '0' or '1'</i> <i>Switched 3.3V: if a USB channel is not used, then the USBx_EN_OC# pull-up rail may be held at GND to prevent leakage currents.</i>
<i>VIN_PWR_BAD#</i>		<i>200k pull-up to VIN</i>	
<i>USB2_SSTX+</i>	<i>0.2uF Capacitor</i>		
<i>USB2_SSTX-</i>	<i>0.2uF Capacitor</i>		

4.6.2. Carrier/Off-Module Terminations

The following Carrier terminations are required, if the relevant interface is used. If unused, the SMARC Module pins may be left un-connected.

<i>Module Signal</i>	<i>Carrier Series</i>	<i>Carrier Parallel</i>	<i>Notes</i>
<i>Group Name</i>	<i>Termination</i>	<i>Termination</i>	
<i>GBE_MDI</i>	<i>Magnetics module appropriate for 10/100/1000 GBE transceivers</i>	<i>Secondary side center tap terminations appropriate for Gigabit Ethernet implementations</i>	
<i>GBE_LINK</i> (GBE status LED sinks)		<i>If used, current limiting resistors and diodes to pulled to a positive supply rail</i>	<i>The open drain GBE status signals, GBE_LINK100#, GBE_LINK1000# and GBE_LINK_ACT#, if used, need Carrier based current limiting resistors and LEDs. The LED may be integrated into a Carrier RJ45 jack. A resistor of 68 ohms, and a LED with the anode tied to Carrier 3.3V, is typical.</i>
<i>LVDS LCD</i>		<i>100 ohm resistive termination across the differential pairs at the endpoint of the signal path, usually on the display assembly</i>	

<i>Module Signal</i>	<i>Carrier Series</i>	<i>Carrier Parallel</i>	<i>Notes</i>
<i>Group Name</i>	<i>Termination</i>	<i>Termination</i>	
HDMI_CTRL_DAT		<i>Pull-ups to VDD_IO on each of these lines is required on the Carrier.</i>	
HDMI_CTRL_CK		<i>The pull-ups may be part of an integrated HDMI ESD protection and control-line level shift device, such as the Texas Instruments TPD12S016.</i>	<i>If discrete Carrier pull-ups are used, they should be 10K.</i>
PCIe_A_RX+	<i>Series coupling caps near the TX pins of the Carrier board PCIe device (0.2uF)</i>		
PCIe_A_RX-			
PCIe_B_RX+	<i>Series coupling caps near the TX pins of the Carrier board PCIe device (0.2uF)</i>		
PCIe_B_RX-			
USB2_SSRX+	<i>Series coupling caps near the TX pins of the Carrier board USB 3.0 device (0.2uF)</i>		
USB2_SSRX-			

<i>Module Signal</i>	<i>Carrier Series</i>	<i>Carrier Parallel</i>	<i>Notes</i>
<i>Group Name</i>	<i>Termination</i>	<i>Termination</i>	
<i>DP1_AUX_SEL</i>	<i>Carrier DP1_AUX_SEL</i> should be connected to pin 13 of the DisplayPort connector to enable a dual-mode DisplayPort interface.		
<i>DP1_LANE[0:3]+</i> <i>DP1_LANE[0:3]-</i>	<i>DC blocking capacitors shall be placed on the Carrier for the DP1_LANE[0:3] signals.</i>		
<i>DP1_HPD</i>	<i>The carrier shall include a blocking FET on DP1_HPD to prevent back-drive current from damaging the module.</i>		

4.7 Boot Device Selection

SMARC hardware specification defines three pins (*BOOT_SEL[0:2]*) that allow the Carrier board user to select from eight possible boot devices. *SMARC-iMX8* does not support boot up from SPI flash. If *TEST#* is not shunt cross to GND, the first stage of bootloader on *SMARC-iMX8* will boot up from on-module eMMC first. The firmware on eMMC will read the boot device configuration and load the second stage bootloader from selected boot devices. The *BOOT_SELx#* pins are weakly pulled up on the Module and the pin states decoded by module logic. The Carrier shall either leave the Module pin Not Connected (“Float” in the table below) or shall pull the pin to GND, per the table below.

	<i>Carrier Connection</i>			<i>Boot Source</i>
	<i>BOOT_SEL2#</i>	<i>BOOT_SEL1#</i>	<i>BOOT_SEL0#</i>	
0	GND	GND	GND	<i>Carrier SATA</i>
1	GND	GND	Float	<i>Carrier SD Card</i>
2	GND	Float	GND	<i>Carrier eSPI (CS0#)</i>
3	GND	Float	Float	<i>Carrier SPI</i>
4	Float	GND	GND	<i>Module Device (USB)</i>
5	Float	GND	Float	<i>Remote Boot (GBE)</i>
6	Float	Float	GND	<i>Module eMMC Flash</i>
7	Float	Float	Float	<i>Module SPI</i>

If *TEST#* pin is shunt cross to GND, the first stage of bootloader on *SMARC-iMX8* will boot up from off-module *SD* card. This is a back door to restore/upgrade the firmware in on-module eMMC.